



- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary


BVDSS	RDS(ON)	ID
60V	20mΩ	50A

Description

The FKP6006 is the high cell density trenched N-ch MOSFETs, which provide excellent RDS(ON) and gate charge for most of the synchronous buck converter applications.

The FKP6006 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

TO220 Pin Configuration



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V _{DS}	Drain-Source Voltage	60	V
V _{GS}	Gate-Source Voltage	±20	V
I _D @T _C =25°C	Continuous Drain Current, V _{GS} @ 10V ¹	50	A
I _D @T _C =100°C	Continuous Drain Current, V _{GS} @ 10V ¹	34	A
I _{DM}	Pulsed Drain Current ²	100	A
EAS	Single Pulse Avalanche Energy ³	40	mJ
I _{AS}	Avalanche Current	28	A
P _D @T _C =25°C	Total Power Dissipation ⁴	74	W
T _{STG}	Storage Temperature Range	-55 to 150	°C
T _J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
R _{θJA}	Thermal Resistance Junction-Ambient ¹	---	62	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	1.68	°C/W

Electrical Characteristics ($T_J=25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$, $I_D=250\mu\text{A}$	60	---	---	V
$\text{R}_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}$, $I_D=20\text{A}$	---	17.5	20	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{GS}}=V_{\text{DS}}$, $I_D=250\mu\text{A}$	1.2	---	2.5	V
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=48\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=25^\circ\text{C}$	---	---	1	uA
		$V_{\text{DS}}=48\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_J=55^\circ\text{C}$	---	---	5	
I_{GSS}	Gate-Source Leakage Current	$V_{\text{GS}}=\pm 20\text{V}$, $V_{\text{DS}}=0\text{V}$	---	---	± 100	nA
g_{fs}	Forward Transconductance	$V_{\text{DS}}=5\text{V}$, $I_D=20\text{A}$	---	25	---	S
Q_g	Total Gate Charge (4.5V)	$V_{\text{DS}}=48\text{V}$, $V_{\text{GS}}=4.5\text{V}$, $I_D=15\text{A}$	---	19.3	---	nC
Q_{gs}	Gate-Source Charge		---	7.1	---	
Q_{gd}	Gate-Drain Charge		---	7.6	---	
$\text{T}_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}}=30\text{V}$, $V_{\text{GS}}=10\text{V}$, $R_G=3.3\Omega$, $I_D=15\text{A}$	---	7.2	---	ns
T_r	Rise Time		---	50	---	
$\text{T}_{\text{d(off)}}$	Turn-Off Delay Time		---	36.4	---	
T_f	Fall Time		---	7.6	---	
C_{iss}	Input Capacitance	$V_{\text{DS}}=15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	---	2423	---	pF
C_{oss}	Output Capacitance		---	145	---	
C_{rss}	Reverse Transfer Capacitance		---	97	---	







Diode Characteristics






Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I_s	Continuous Source Current ^{1,5}	$V_G=V_D=0\text{V}$, Force Current	---	---	45	A
V_{SD}	Diode Forward Voltage ²	$V_{\text{GS}}=0\text{V}$, $\text{I}_s=\text{A}$, $T_J=25^\circ\text{C}$	---	---	1	V
t_{rr}	Reverse Recovery Time	$\text{I}_F=15\text{A}$, $d\text{I}/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$	---	16.3	---	nS
Q_{rr}	Reverse Recovery Charge		---	11	---	nC

Note :

- 1.The data tested by surface mounted on a 1 inch² FR-4 board with 2OZ copper.
- 2.The data tested by pulsed , pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- 3.The EAS data shows Max. rating . The test condition is $V_{\text{DD}}=25\text{V}$, $V_{\text{GS}}=10\text{V}$, $L=0.1\text{mH}$, $\text{I}_{\text{AS}}=28\text{A}$
- 4.The power dissipation is limited by 150°C junction temperature
- 5.The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

Typical Characteristics


Fig.1 Typical Output Characteristics

Fig.2 On-Resistance vs Gate-Source Voltage

Fig.3 Forward Characteristics of Reverse

Fig.4 Gate-Charge Characteristics

Fig.5 Normalized $V_{GS(th)}$ vs T_J

Fig.6 Normalized $R_{DS(on)}$ vs T_J


Fig.7 Capacitance

Fig.8 Safe Operating Area

Fig.9 Normalized Maximum Transient Thermal Impedance

Fig.10 Switching Time Waveform

Fig.11 Unclamped Inductive Switching Waveform