




CED95P04/CEU95P04

P-Channel Enhancement Mode Field Effect Transistor

FEATURES

- -40V, -77A, $R_{DS(ON)} = 8.6\text{m}\Omega$ @ $V_{GS} = -10\text{V}$.
 $R_{DS(ON)} = 12\text{m}\Omega$ @ $V_{GS} = -4.5\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.
- TO-251 & TO-252 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	-40	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	I_D	-77 -48	A
Drain Current-Pulsed ^a	I_{DM}	-308	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	73.5 0.59	W W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy ^e	E_{AS}	320	mJ
Single Pulsed Avalanche Current ^e	I_{AS}	80	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	R_{JC}	1.7	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	R_{JA}	62.5	$^\circ\text{C/W}$



CED95P04/CEU95P04







Electrical Characteristics $T_A = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = -250\mu\text{A}$	-40			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = -40\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = -250\mu\text{A}$	-1		-3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = -10\text{V}, I_D = -30\text{A}$		7.2	8.6	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_D = -20\text{A}$		9.1	12	$\text{m}\Omega$
Dynamic Characteristics^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = -20\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3945		pF
Output Capacitance	C_{oss}			600		pF
Reverse Transfer Capacitance	C_{rss}			400		pF
Switching Characteristics^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = -20\text{V}, I_D = -1\text{A}, V_{\text{GS}} = -10\text{V}, R_{\text{GEN}} = 6\Omega$		23		ns
Turn-On Rise Time	t_r			12		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			204		ns
Turn-Off Fall Time	t_f			71		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = -20\text{V}, I_D = -20\text{A}, V_{\text{GS}} = -4.5\text{V}$		55		nC
Gate-Source Charge	Q_{gs}			12		nC
Gate-Drain Charge	Q_{gd}			25		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current ^b	I_S				-60	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = -20\text{A}$			-1.2	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board, $t \leq 10 \text{ sec}$.
- c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- d.Guaranteed by design, not subject to production testing.

e.L = 0.1mH, $I_{AS} = 80\text{A}$, $V_{DD} = 24\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$






Figure 7. Gate Charge




Figure 8. Maximum Safe
Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve