



CEP15N60SA/CEB15N60SA CEF15N60SA



N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP15N60SA	600V	0.28Ω	16.6A	10V
CEB15N60SA	600V	0.28Ω	16.6A	10V
CEF15N60SA	600V	0.28Ω	16.6A ^d	10V

- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- RoHS compliant.



ABSOLUTE MAXIMUM RATINGS T_C = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	600		V
Gate-Source Voltage	V _{GS}	±30		V
Drain Current-Continuous @ T _C = 25°C @ T _C = 100°C	I _D	16.6	16.6 ^d	A
		10.5	10.5 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	66.4	66.4 ^d	A
Maximum Power Dissipation @ T _C = 25°C - Derate above 25°C	P _D	192	60	W
		1.54	0.48	W/°C
Single Pulsed Avalanche Energy ^h	E _{AS}	400		mJ
Single Pulsed Avalanche Current ^h	I _{AS}	4		A
Operating and Store Temperature Range	T _{J,T_{stg}}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{JC}	0.65	2.1	°C/W
Thermal Resistance, Junction-to-Ambient	R _{JA}	62.5	65	°C/W

This is preliminary information on a new product in development now .

Details are subject to change without notice .

Rev 1. 2022.April
<http://www.cet-mos.com>



CEP15N60SA/CEB15N60SA CEF15N60SA

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	600			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 600\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics ^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2.5		4.5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 7.5\text{A}$		0.24	0.28	Ω
Dynamic Characteristics ^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 150\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		870		pF
Output Capacitance	C_{oss}			65		pF
Reverse Transfer Capacitance	C_{rss}			10		pF
Switching Characteristics ^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 400\text{V}, I_D = 7.5\text{A}, V_{\text{GS}} = 15\text{V}, R_{\text{GEN}} = 10\Omega$		26		ns
Turn-On Rise Time	t_r			7		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			82		ns
Turn-Off Fall Time	t_f			10		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 400\text{V}, I_D = 1\text{A}, V_{\text{GS}} = 10\text{V}$		25		nC
Gate-Source Charge	Q_{gs}			4		nC
Gate-Drain Charge	Q_{gd}			12		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S ^f				16.6	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 7.5\text{A}$ ^g			1.2	V

Notes :

a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$. Duty Cycle $\leq 2\%$.

c.Guaranteed by design, not subject to production testing.

d.Limited only by maximum temperature allowed.

e.Pulse width limited by safe operating area.

f.Full package $I_{\text{S}(\text{max})} = 9.2\text{A}$.

g.Full package V_{SD} test condition $I_S = 9.2\text{A}$.

h. $L = 50\text{mH}, I_{\text{AS}} = 4\text{A}, V_{\text{DD}} = 50\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.



CEP15N60SA/CEB15N60SA CEF15N60SA




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP15N60SA/CEB15N60SA CEF15N60SA




Figure 7. Gate Charge




Figure 8. Maximum Safe
Operating Area




Figure 9. Breakdown Voltage Variation
VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



CEP15N60SA/CEB15N60SA CEF15N60SA




Figure 12. Normalized Thermal Transient Impedance Curve