




# CED11N65S/CEU11N65S

## N-Channel Enhancement Mode Field Effect Transistor

### FEATURES

- 650V, 8A,  $R_{DS(ON)} = 0.42\Omega$  @  $V_{GS} = 10V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- RoHS compliant.
- TO-251 & TO-252 package.



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	650	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous @ $T_C = 25^\circ C$ @ $T_C = 100^\circ C$	$I_D$	8	A
		5	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	32	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above 25°C	$P_D$	69	W
		0.55	W/°C
Single Pulsed Avalanche Energy <sup>e</sup>	$E_{AS}$	210	mJ
Single Pulsed Avalanche Current <sup>e</sup>	$I_{AS}$	1.7	A
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	°C

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{JC}$	1.8	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	50	°C/W

Details are subject to change without notice.

Rev 1. 2019.Sep  
<http://www.cet-mos.com>



# CED11N65S/CEU11N65S

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = 250\mu\text{A}$	650			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics</b> <sup>c</sup>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_{\text{D}} = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_{\text{D}} = 5.5\text{A}$		0.35	0.42	$\Omega$
<b>Dynamic Characteristics</b> <sup>d</sup>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 100\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		700		pF
Output Capacitance	$C_{\text{oss}}$			75		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			15		pF
<b>Switching Characteristics</b> <sup>d</sup>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 400\text{V}, I_{\text{D}} = 4.8\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 3.4\Omega$		23		ns
Turn-On Rise Time	$t_r$			9		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			46		ns
Turn-Off Fall Time	$t_f$			8		ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 480\text{V}, I_{\text{D}} = 4.8\text{A}, V_{\text{GS}} = 10\text{V}$		19		nC
Gate-Source Charge	$Q_{\text{gs}}$			3		nC
Gate-Drain Charge	$Q_{\text{gd}}$			8		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_s$				8	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_s = 5.5\text{A}$			1.5	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Surface Mounted on FR4 Board,  $t \leq 10$  sec.
- c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- d.Guaranteed by design, not subject to production testing.
- e.L = 130mH,  $I_{\text{AS}} = 1.7\text{A}$ ,  $V_{\text{DD}} = 50\text{V}$ ,  $R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$ .

FLYING 沁翊國際有限公司  
www.flying1688.com



# CED11N65S/CEU11N65S




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



# CED11N65S/CEU11N65S




Figure 7. Gate Charge




Figure 8. Maximum Safe  
Operating Area




Figure 9. Breakdown Voltage Variation  
VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms



# CED11N65S/CEU11N65S




Figure 12. Normalized Thermal Transient Impedance Curve