

BSS84

P-Channel Enhancement Mode Field-Effect Transistor

Features

- -0.13 A, -50 V, $R_{DS(ON)} = 10\ \Omega$ at $V_{GS} = -5\text{ V}$
- Voltage-Controlled P-Channel Small-Signal Switch
- High-Density Cell Design for Low $R_{DS(ON)}$
- High Saturation Current



Description

This P-channel enhancement-mode field-effect transistor is produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process minimizes on-state resistance and to provide rugged and reliable performance and fast switching. The BSS84 can be used, with a minimum of effort, in most applications requiring up to 0.13 A DC and can deliver current up to 0.52 A. This product is particularly suited to low-voltage applications requiring a low-current high-side switch.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. Values are at $T_A = 25^\circ\text{C}$ unless otherwise noted.

Symbol	Parameter		Ratings	Unit
V _{DSS}	Drain-Source Voltage		−50	V
V _{GSS}	Gate-Source Voltage		±20	V
I _D	Drain Current ⁽¹⁾	Continuous	−0.13	A
		Pulsed	−0.52	A
P _D	Maximum Power Dissipation ⁽¹⁾		0.36	W
	Derate Above 25°C		2.9	mW / °C
T _J , T _{STG}	Operating and Storage Junction Temperature Range		−55 to +150	°C
T _L	Maximum Lead Temperature for Soldering Purposes, 1/16" from Case for 10 Seconds		300	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⁽¹⁾	350	$^\circ\text{C/W}$
-----------------	--	-----	--------------------

Note:

1. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JA}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the user's board design.



a) 350°C/W when mounted on a minimum pad

Scale 1: 1 on letter-size paper.

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
SP	BSS84	7"	8mm	3000

Electrical Characteristics⁽²⁾

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Off Characteristics						
BV _{DSS}	Drain–Source Breakdown Voltage	V _{GS} = 0 V, I _D = –250 μA	–50			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I _D = –250 μA, Referenced to 25°C		–48		mV / °C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = –50 V, V _{GS} = 0 V			–15	μA
		V _{DS} = –50 V, V _{GS} = 0 V, T _J = 125°C			–60	μA
I _{GSS}	Gate–Body Leakage.	V _{GS} = ±20 V, V _{DS} = 0 V			±10	nA
BV _{DSS}	Drain–Source Breakdown Voltage	V _{GS} = 0 V, I _D = –250 μA	–50			V
On Characteristics ⁽²⁾						
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = –1 mA	–0.8	–1.7	–2	V
$\frac{V_{GS(TH)}}{T_J}$	Gate Threshold Voltage Temperature Coefficient	I _D = –1 mA, Referenced to 25°C		3		mV / °C
R _{DS(on)}	Static Drain–Source On–Resistance	V _{GS} = –5 V, I _D = –0.10 A		1.2	10.0	Ω
		V _{GS} = –5 V, I _D = –0.10 A, T _J = 125°C		1.9	17.0	Ω
I _{D(on)}	On–State Drain Current	V _{GS} = –5 V, V _{DS} = – 10 V	–0.6			A
g _{FS}	Forward Transconductance	V _{DS} = –25 V, I _D = – 0.10 A	0.05	0.60		S
Dynamic Characteristics						
C _{ISS}	Input Capacitance	V _{DS} = –25 V, V _{GS} = 0 V, f = 1.0 MHz		73		pF
C _{OSS}	Output Capacitance			10		pF
C _{RSS}	Reverse Transfer Capacitance			5		pF
R _G	Gate Resistance	V _{GS} = –15 mV, f = 1.0 MHz		9		Ω
Switching Characteristics ⁽²⁾						
t _{d(on)}	Turn–On Delay	V _{DD} = –30 V, I _D = – 0.27 A, V _{GS} = –10 V, R _{GEN} = 6		2.5	5.0	ns
t _r	Turn–On Rise Time			6.3	13.0	ns
t _{d(off)}	Turn–Off Delay			10	20	ns
t _f	Turn–Off Fall Time			4.8	9.6	ns
Q _g	Total Gate Charge	V _{DS} = –25 V, I _D = –0.10 A, V _{GS} = –5 V		0.9	1.3	nC
Q _{gs}	Gate–Source Charge			0.2		nC
Q _{gd}	Gate–Drain Charge			0.3		nC
Drain–Source Diode Characteristics and Maximum Ratings						
I _S	Maximum Continuous Drain–Source Diode Forward Current				–0.13	A
V _{SD}	Drain–Source Diode Forward Voltage	V _{GS} = 0 V, I _S = – 0.26 A ⁽²⁾		–0.8	–1.2	V
t _{RR}	Diode Reverse–Recovery Time	I _F = –0.1 A,		10		ns
Q _{RR}	Diode Reverse–Recovery Charge	dI _F / dt = 100 A / μs ⁽²⁾		3		nC

Note:

2. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

Typical Characteristics (Continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance Characteristics




Figure 9. Maximum Safe Operating Area




Figure 10. Single-Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described on page 1. Transient thermal response will change depending on the circuit board design.

Physical Dimension

SOT-23 3L




Figure 12. 3-LEAD, SOT23, JEDEC TO-236, LOW PROFILE

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:
<http://www.fairchildsemi.com/packaging/>.

For current tape and reel specifications, visit Fairchild Semiconductor's online packaging area:
http://www.fairchildsemi.com/packaging/tr/SOT23-3L_tr.pdf.