


1. Scope

This specification is applied to Multilayer Ceramic Chip Capacitor(MLCC) for use in electric equipment for the voltage is ranging from 4V to 50V.

The series suitable for general electrics circuit, telecommunications, personal computers and peripheral, power circuit and mobile application. (This product is compliant with the RoHS.)

2. Parts Number Code

e



(1)Product

Product Code	
С	Multilayer Ceramic Chip Capacitor

(2)Chip Size

Code	Length×Width unit: mm(inch)
0201	0.60× 0.30 (.024× .011)
0402	1.00× 0.50 (.039× .020)
0603	1.60× 0.80 (.063× .031)
0805	2.00× 1.25 (.079× .049)
1206	3.20× 1.60 (.126× .063)
1210	3.20× 2.50 (.126× .098)
1808	4.60× 2.00 (.181× .079)
1812	4.60× 3.20 (.181× .125)
1825	4.60× 6.35 (.181× .250)
2208	5.70× 2.00 (.220× .197)
2211	5.70× 2.80 (.220× .110)
2220	5.70× 5.00 (.220× .197)
2225	5.70× 6.35 (.220× .250)

(3) Temperature Characteristics

()	1				
Code	Temperature	Temperature	Temperature		
	Characteristic	Range	Coefficient		
N	NPO	-55°℃~+125°℃	30 ppm/℃		
Χ	X7R	-55°C ~+125°C	± 15%		
В	X5R	-55°C ~+85°C	± 15%		
R	X7S	-55°C ~+125°C	± 22%		
S	X6S	-55°C ~+105°C	± 22%		
D	X5S	-55°C ~+85°C	± 22%		
Υ	Y5V	-30°C ~+85°C	+22/-82%		
Z	Z5U	+10°C∼+85°C	+22/-56%		
Е	Y5U	-30°C ~+85°C	+22/-56%		

(4)Capacitance

unit :pico farads(pF)

Code	Nominal Capacitance (pF)
5R0	5.0
120	12.0
151	150.0
222	2,200.0
473	47,000.0
224	220,000.0
105	1,000,000.0
106	10,000,000.0

**. If there is a decimal point, it shall be expressed by an English capital letter R

(5) Capacitance Tolerance

Code	Tolerance	Nominal Capacitance
В	± 0.10 pF	Less Than 10 pF
С	± 0.25 pF	(Include 10 pF)
D	± 0.50 pF	_
E	± 1.00 pF	_
F	± 1.00 %	More Than 10 pF
G	± 2.00 %	_
J	± 5.00 %	_
K	± 10.0 %	_
М	± 20.0 %	_
Z	+80/-20 %	_

(6)Rated Voltage

Code	Rated Voltage (Vdc)
004	4
007	6.3
010	10
016	16
025	25
035	35
050	50

(7)Tapping

Code	Туре
Т	Tape & Reel
В	Bulk

Page: 1/17



3. Nominal Capacitance and Tolerance

3.1 Standard Combination of Nominal Capacitance and Tolerance

Class	Characteristic	Tolera	ance	Nominal Capacitance
I	NPO	Less Then 10 pF	B (± 0.10 pF)	0.5,1,1.5,2,2.5,3
			C (± 0.25 pF)	0.5,1,1.5,2,2.5,3,3.5,4,4.5,5
			D (± 0.50 pF)	5,6,7,8,9,10
			E (± 1.00 pF)	6,7,8,9,10
		More Than 10 pF	F (±1.00 %)	E-12, E-24 series
			G (±2.00 %)	
			J (± 5.00 %)	
			K (± 10.0 %)	
П	X7R/ X7S/ X5R	K (± 10.0 %),	M (± 20.0 %)	E-3, E-6 series
	X6S/ X5S			
	Y5V	M (± 20.0 %), 2	Z(+80/-20 %)	E- 3 series
	Z5U			
	Y5U			

3.2 E series(standard Number)

Standard No.	Application Capacitance											
E- 3	1.0 2.						.2			4	.7	
E- 6	1.0 1.5		.5	2.2 3.3		4.7		6.8				
E-12	1.0	1.2	1.5	1.8	2.2	2.7	3.3	3.9	4.7	5.6	6.8	8.2
E-24	1.0	1.2	1.5	1.8	2.2	2.7	3.3	3.9	4.7	5.6	6.8	8.2
	1.1	1.3	1.6	2.0	2.4	3.0	3.6	4.3	5.1	6.2	7.5	9.1

4. Operation Temperature Range

Class	Characteristic	Temperature Range	Reference Temp.
I	NPO (N)	-55°C ~ +125°C	25 ℃
П	X7R (X)	-55℃ ~ +125℃	25 ℃
	X7S (R)	-55℃ ~ +125℃	25 ℃
	X5R (B)	-55°C ~ +85°C	25 ℃
	X5S (D)	-55℃ ~ +85℃	25 ℃
	X6S (S)	-55℃ ~+105℃	25 ℃
	Y5V (Y)	-30℃ ~ +85℃	25 ℃
	Z5U (Z)	+10℃ ~ +85℃	25 ℃
	Y5U (E)	-30℃ ~ +85℃	25 ℃
	Other	- 25 ℃ ~ +85℃	25 ℃

5. Storage Condition


Storage Temperature : 5 to 40° C Relative Humidity : 20 to 70 % Storage Time : 12 months max.

Page: 2/17



6. Dimensions


6.1 Configuration and Dimension:



Unit:mm

TYPE	L	W	T (max)	B (min)	BW (min)
0201	0.60± 0.03	0.30 ± 0.03	0.33	0.20	0.10
0402	1.00± 0.05	0.50± 0.05	0.55	0.30	0.15
0603	1.60± 0.10	0.80± 0.10	1.00	0.40	0.15
0805	2.00± 0.20	1.25± 0.20	1.45	0.70	0.20
1206	3.20± 0.30	1.60± 0.20	1.80	1.50	0.30
1210	3.20± 0.30	2.50± 0.20	2.60	1.60	0.30
1808	4.60± 0.30	2.00± 0.20	2.20	2.50	0.30
1812	4.60± 0.30	3.20± 0.30	3.00	2.50	0.30
1825	4.60± 0.30	6.35± 0.40	2.60	2.50	0.30
2208	5.70± 0.40	2.00± 0.20	2.20	3.50	0.30
2211	5.70± 0.40	2.80± 0.40	3.00	3.50	0.30
2220	5.70± 0.40	5.00± 0.40	3.00	3.50	0.30
2225	5.70± 0.40	6.35± 0.40	3.00	3.50	0.30

6.2 Termination Type :





7. Performance

No.	Ite	em	Specification			Test Condition			
1	Vis	ual	No abr	normal exterior ap	pearance	Visual Inspection			
2	Dime	nsion	See Pa	age 3		Visual Inspection			
3	Insul	ation			hichever is smaller	Applied Voltage: Rated Voltage			
	Resis	tance	for rated voltage>10V and greater 100/C Ω		Charge Time: 60				
			for rate	ed voltage≤10V.		Charge-Discharge current shall be less than 50mA current.			
4	Capac	itance	Within	The Specified Tol	erance	Class I			
5	Q	Class		han 30pF : Q≧1		Char	Frequency	Voltage	
		I		k Below: Q≧400+		C≦1000pF	1MHz±10%	1.0±0.2Vrms	
			(C : C	Capacitance , pF)		C>1000pF	1KHz±10%		
	Tan δ	Class	X7R/X	7S/X6S/X5R/X5S	: shell meet the	Class II	•	•	
		П	value i	n table 1		Char	Frequency	Voltage	
			Y5V/Y	5U/Z5U : 0.2 max		C≦10uF	1KHz±10%	*1.0±0.2Vrms	
								or 0.5±0.2Vrms	
						C>10uF	120Hz±20%	0.5±0.2Vrms	
						Perform a heat to	emperature at 150	±5°C for 30min	
						then place room	temp. for 24±2hr.		
						* Depend on the	individual parts.		
6	Withst	anding	No die	lectric breakdown	or mechanical	250% of the rate	d voltage for 1~5 s	ec.	
		age	breako		or moonamour		Current is less th		
7	Temperature		Char.	Temp. Range	Cap. Change(%)	Class I:			
	Capacitance		NPO	-55°C∼+125°C	± 30 ppm/°C		-C1 ×10	0%	
	Coefficient		Char.	Temp. Range	Cap. Change(%)		2-T1)	0 70	
		П	X7R	-55°C ~+125°C	± 15%	-			
			X7S	-55°C ~+125°C	± 22%	Class II:			
			X6S	-55°C ~+105°C	± 22%	C2-	<u>-C1</u> ×10	00%	
			X5R	-55°C ~+85°C	± 15%		C1		
			X5S	-55°C ~+85°C	± 22%	T1: Standard Ten	mperature(25°⊂)		
			Y5V	-30°C ~+85°C	+22% ~-82%	T2: Test Tempera			
			Y5U	-30°C ~+85°C	+22% ~-56%	•	At Standard Tempe	erature(25°C)	
			Z5U	+10°C ~+85°C	+22% ~-56%	•	At Test Temperatu		
			250	+100 +030	+2270 3070	0.2Vrms shall be	•	, ,	
8	Adhesive	dhesive Strength No indication of peeling shall occur on the		shall occur on the	Pull force shall be	e applied for 10± 1	second.		
	Of Tern	nination	termina	al electrode.		≦06035N(≒			
						>060310N(≒1.0 Kg·f)		
							N	.f	
								'	
	Resistance	sistance Appear- No mechanical damage or capacitance		ne or canacitance	The board shall	be bend 1.0mm w	ith a rate of 1.0		
9		ance		•	following table.	mm/sec.	So sona monum v	111 4 1410 01 110	
	Flexure	41100			- choining tables		R230		
	of Substrate C-Meter			itance Change				─ Bending─ Limit	
			Char.	Cap. Chan				LIIIIIL	
			NPO(N	,	of initial value	<u> </u>	leter		
			X7R (X) X7S (R) X20 (2) (4.10 50) of initial value		45±1mm	<> 45±1mm			
					4021111111	40±1111111			
				$\frac{X6S (S)}{X5R (B)} \le \pm 12.5\%$ of initial value					
									
			X5S (E	-	of initial value	-			
			Y5V (Y	/	o oi iiiiliai value				
			Y5U (E	<u> </u>					
			Z5U (Z		Page · 4 /17				

Page: 4/17

MULTILAYER CERAMIC CHIP CAPACITORS

NCC-016-1605

No.	Ite	m	Specification		Test Condition	
10	Solderability		More than 90% of the terminal surface is to be soldered newly, so metal part does not come out or dissolve.		Solder Temperature: 245±5°C Dip Time: 5 ± 0.5sec Immersing Speed: 25±10% mm/s Solder: Lead Free Solder Flux: Rosin Preheat: At 80~120°C for 10~30sec.	
11	To Soldering Heat	Appearance Capacitance Q Class I Tan δ Class II Insulation Resistance	table 1 Y5V/Y5U/Z5U : 0.2 To satisfy the specifi	Within ± 2.5% or ± 0.25pF whichever is larger of initial value ≤ ±7.5% of initial value ≤ ±20% of initial value ied initial value x5S: shell meet the value in max.	Class II capacitor shall be set for 48±4 hours at room temperature after one hour heat treatment at 150 ± 0/-10°C before initial measure. Preheat: at 150± 10°C for 60~120sec. Dip: solder temperature of 260± 5°C Dip Time: 10 ± 1sec. Immersing Speed: 25±10% mm/s Flux: Rosin Measure at room temperature after cooling for Class I: 24 ± 2 Hours Class II: 48 ± 4 Hours	
12	Tempera ture Cycle	Appearance Capacitance Q Class I Tan δ Class II Insulation Resistance	No mechanical dam Class I (NPO) X7R/X7S/X6S X5R/X5S Y5V/Y5U/Z5U To satisfy the specifi X7R/X7S/X6S/X5R/I table 1 Y5V/Y5U/Z5U: 0.2 To satisfy the specifi	Within ± 2.5% or ± 0.25pF whichever is larger of initial value ≤ ±7.5% of initial value ≤ ±20% of initial value ied initial value X5S: shell meet the value in max.	Class II capacitor shall be set for 48±4 hours at room temperature after one hour heat treatment at 150 +0/-10°C before initial measure. Capacitor shall be subjected to five cycles of the temperature cycle as following: Step Temp.(°C) Time(min) 1 Min Rated Temp. +0/-3 30 2 25 3 3 Max Rated Temp. +3/-0 30 4 25 3 Measure at room temperature after cooling for Class I: 24 ± 2 Hours Class II: 48 ± 4 Hours	
13	Humidity	Appearance Capacitance Q Class I Tan δ Class II	table 1 Y5V/Y5U/Z5U : 0.4 1000MΩ or 50/C Ω	Cap. Change Within ± 5.0% or ± 0.5pF whichever is larger of initial value ≤ ±12.5% of initial value ≤ ±30% of initial value 350 5+2.5C 200+10C X5S: shell meet the value in	Class II capacitor shall be set for 48± 4 hours at room temperature after one hour heat treatment at 150 +0/-10 °C before initial measure. Temperature: 40± 2°C Relative Humidity: 90 ~ 95%RH Test Time: 500 Hrs Max. Measure at room temperature after cooling for Class I: 24 ± 2 Hours Class II: 48 ± 4 Hours	

Page: 5/17

MULTILAYER CERAMIC CHIP CAPACITORS

NCC-016-1605

No.	Ite	m	Spe	cification	Test Condition
14	•	Appear- ance	No mechanical dama	ge shall occur.	Class ☐ capacitors applied DC voltage of the rated voltage is applied for one hour at maximum
		Capacit-	Characteristic	Cap. Change	operation temperature then shall be set for 48± 4
		ance	Class I	Within ± 7.5% or ± 0.75pF	hours at room temperature and the initial
			(NPO)	whichever is larger of	measurement shall be conducted.
				initial value	Applied Voltage :Rated Voltage
				$\leq \pm 12.5\%$ of initial value	Temperature : 40± 2°C
			X5R/X5S		Relative Humidity : 90 ~ 95%RH
				≤ ±30% of initial value	Test Time: 500 Hrs Max.
		Q	30pF & Over : Q ≥35		Current Applied: 50 mA Max.
		Class I	10 to 30pF : Q≥275+		Measure at room temperature after cooling for
			30pF & Below: Q ≥ 20		Class I : 24 ± 2 Hours
		Tan δ		5S: shell meet the value in	Class II: 48 ± 4 Hours
		Class II	table 1	.ov	5.000 II. 10 ± 1110010
		Insulation	Y5V/Y5U/Z5U : 0.4 m	hichever is smaller for	
		Resistance		d greater 5/C Ω for rated	
		i iesisiai iee	voltage≦10V.	(C in Farad)	
15	High	Appear-	No mechanical dama	ge shall occur.	The capacitors applied DC testing voltage is
	Temperature	ance		1	applied for one hour at maximum operation
	Load	Capacit-	Characteristic	Cap. Change	temperature then shell be set for 48± 4 hours at
	(Life Test)	ance	Class I	Within 5.0% or ±0.5pF	room temperature and the initial measurement
			(NPO)	whichever is larger of initial value	shall be conducted.
			X7R/X7S/X6S	≤ ±12.5% of initial value	Applied Voltage: Rated Voltage However:
			X5R/X5S		The class I applied voltage 200% of rated
			Y5V/Y5U/Z5U	≤ ±30% of initial value	voltage.
		Q	30pF & Over : Q ≥3	50	Temperature: max. operation temperature
		Class I	10 to 30pF : Q≧275+	-2.5C	Test Time: 1000 Hrs Max.
			30pF & Below: Q≥20		Current Applied : 50mA Max
		Tan δ		5S: shell meet the value in	Measure at room temperature after cooling for
		Class II	table 1		Class I : 24 ± 2 Hours
			Y5V/Y5U/Z5U : 0.4 m		Class II : 48 ± 4 Hours
		Insulation	$1,000M\Omega$ or $50/C\Omega$	whichever is smaller for d greater 10/C Ω for rated	
		Resistance	l II 10\ /	(C in Farad)	
16	Vibration	Appear-	No mechanical dama		Solder the capacitor on P.C. board.
		ance		-	No. 1 1 11 11 11 11 11 11 11 11 11 11 11 1
		Capacit-	Within the specified to	olerance	Vibrate the capacitor with amplitude of 1.5mm P-P changing the frequencies
		ance			from 10Hz to 55Hz and back to 10Hz
		Q	To satisfy the specifie	d initial value	in about 1 min.
		Class I			, ,
		Tan δ		5S: shell meet the value in	Repeat this for 2 hours each in 3 perpendicular
		Class II	table 1		directions.
			Y5V/Y5U/Z5U: 0.2 m	ax.	

Page: 6/17



Table 1

Temp char: X7R,X7S,X6S,X5R,X5S

			Tanδ (MAX)		
	Rated voltage	Capacitance Range	5. Initial 16. Vibration 11. Resistance to solder heat 12. Temperature cycle	13.Humidity 14.Humidity loading 15.High temperature loading	
0201	DC 4V	All Capacitance	15.0%	25.0%	
	DC 6.3V	C≦0.01uF	10.0%	20.0%	
		0.1uF =C≦2.2uF	15.0%	25.0%	
	DC 10V	C≦0.01uF	10.0%	20.0%	
	DC 16V	C≦3.3nF	10.0%	20.0%	
	DC 25V	C≦2.2nF	10.0%	20.0%	
	DC 50V	C≦1nF	10.0%	20.0%	
0402	DC 4V	C≦10uF	10.0%	20.0%	
	DC 6.3V	C≦0.22uF	10.0%	20.0%	
		C≦10uF	15.0%	25.0%	
	DC 10V	C≦0.1uF	10.0%	20.0%	
		C≦10uF	15.0%	25.0%	
	DC 16V	C≦4.7uF	15.0%	25.0%	
	DC 25V	C≦2.2uF	15.0%	25.0%	
	DC 35V	C≦2.2uF	15.0%	25.0%	
	DC 50V	C≦3.9nF	10.0%	20.0%	
0603	DC 6.3V	C<4.7uF	10.0%	20.0%	
		C≦47uF	15.0%	25.0%	
	DC 10V	C<4.7uF	10.0%	20.0%	
		C≦22uF	15.0%	25.0%	
	DC 16V	C≦2.2uF	10.0%	20.0%	
		C≦10uF	15.0%	25.0%	
	DC 25V	C≦1.0uF	10.0%	20.0%	
		C≦10uF	15.0%	25.0%	
	DC 35V	C≦10uF	15.0%	25.0%	
	DC 50V	C≦0.1uF	10.0%	20.0%	
0805	DC 4V	C≦47uF	15.0%	25.0%	
0000	DC 6.3V	C<10uF	10.0%	20.0%	
		C≦100uF	15.0%	25.0%	
	DC 10V	C<4.7uF	10.0%	20.0%	
	DO 401/	C≦47uF	15.0%	25.0%	
	DC 16V	C≦4.7uF	10.0%	20.0%	
	DO 051/	C≦22uF	15.0%	25.0%	
	DC 25V	C≦4.7uF	10.0%	20.0%	
		C=10uF C≤22uF	10.0% 15.0%	20.0% 25.0%	
	DC 35V	C≦22uF C≦10uF	15.0%	25.0%	
	DC 35V DC 50V	C≦1.0uF	10.0%	25.0%	
	DC 30 V				
		C=2.2uF	10.0%	20.0%	
	DC 6.3V	C≦10uF C<10uF	15.0% 10.0%	25.0% 20.0%	
1206	DC 0.3 V	C<100F C≦100uF	15.0%	25.0%	
	DC 10V		15.0%	25.0%	
		C≦47uF C≦22uF			
	DC 16V DC 25V	C≦22uF C≦10uF	15.0% 10.0%	25.0% 20.0%	
	DC 23V	U ≦ TOUF 10uF < C ≦ 22uF		20.0%	
	DC 35V		15.0%		
		C≤10uF	15.0%	25.0%	
	DC 50V	C≤4.7uF	10.0%	20.0%	
		C≦10uF	15.0%	25.0%	

MULTILAYER CERAMIC CHIP CAPACITORS

NCC-016-1605

1210	DC 4V	C=100uF	15.0%	25.0%
	DC 6.3V	C≦47uF	10.0%	20.0%
		47uF <c≦220uf< td=""><td>15.0%</td><td>25.0%</td></c≦220uf<>	15.0%	25.0%
	DC 10V	C≦22uF	10.0%	20.0%
		22uF <c≤47uf< td=""><td>15.0%</td><td>25.0%</td></c≤47uf<>	15.0%	25.0%
		C=100uF	15.0%	25.0%
	DC 16V	C≦10uF	10.0%	20.0%
		10uF <c≦47uf< td=""><td>15.0%</td><td>25.0%</td></c≦47uf<>	15.0%	25.0%
	DC 25V	C≦10uF	10.0%	20.0%
		10uF <c≦22uf< td=""><td>15.0%</td><td>25.0%</td></c≦22uf<>	15.0%	25.0%
	DC 35V	C≦4.7uF	10.0%	20.0%
		C≦10uF	15.0%	25.0%
	DC 50V	C≦10uF	10.0%	20.0%
		C≦22uF	15.0%	25.0%
	DC 6.3V		10.0%	20.0%
1812	DC 10V		10.0%	20.0%
	DC 16V	All Canacitanas	10.0%	20.0%
	DC 25V	All Capacitance	10.0%	20.0%
	DC 35V		10.0%	20.0%
	DC 50V		10.0%	20.0%
2220	DC 50V	All Capacitance	10.0%	20.0%

Page: 8/17



Fig.1
P.C. Board for Bending Strength Test





Fig.2
Test Substrate



			•
Type	A	В	С
0201	0.2	0.9	0.4
0402	0.5	1.5	0.6
0603	1.0	3.0	1.0
0805	1.2	4.0	1.6
1206	2.2	5.0	2.0
1210	2.2	5.0	2.9
1808	3.5	7.0	2.5
1812	3.5	7.0	3.7
2208	4.5	8.0	2.5
2211	4.5	8.0	3.0
2220	4.5	8.0	5.6

Page: 9/17




8. Packing

8.1 Bulk Packing

According to customer request.

8.2 Chip Capacitors Tape Packing



8.3 Material And Quantity

Tape	0201	0402	0603/	0805
Material	T≦0.33mm	T≦0.55mm	T≦0.90mm	T>0.90mm
Paper	15,000 pcs/Reel	10,000 pcs/Reel	4,000 pcs/Reel	NA
Plastic	NA	NA	NA	3,000 pcs/Reel

Tape	1206				
Material	T≦0.90mm	0.90mm < T ≦ 1.25mm	T>1.25mm		
Paper	4,000 pcs/Reel	NA	NA		
Plastic	NA	3,000 pcs/Reel	2,000 pcs/Reel		

Tape	1808/1210					
Material	T≦1.25mm	1.25mm < T ≤ 2.40mm	T>2.40mm			
Paper	NA	NA	NA			
Plastic	3000 pcs/Reel	2000 pcs/Reel	500/1,000 pcs/Reel			

Tape			1825	/2225	2208
Material			T≦2.20mm	T>2.20mm	T≦2.20mm
Paper	NA	NA	NA	NA	NA
Plastic	1000 pcs/Reel	700 pcs/Reel	700 pcs/Reel	400 pcs/Reel	1000 pcs/Reel

NA: Not Available

8.4 Cover Tape Reel Off Force

8.4.1 Peel-Off Force


 $5 g \cdot f \leq Peel-Off Force \leq 70 g \cdot f$

8.4.2 Measure Method



Page: 10/17






Unit:mm

TYPE	Α	В	С	D	Е
0201	0.37± 0.1	0.67± 0.1	4.00± 0.1	2.00± 0.05	2.00± 0.1
0402	0.61± 0.1	1.20± 0.1			
0603	1.10± 0.2	1.90± 0.2			4.00± 0.1
0805	1.50± 0.2	2.30± 0.2			
1206	1.90± 0.2	3.50± 0.2			
1210	2.90± 0.2	3.60± 0.2			

TYPE	F	G	Н		t
0201	1.75± 0.10	3.50± 0.05	8.0± 0.30	φ 1.50 +0.10/-0	1.10 max.
0402					
0603					
0805					
1206					
1210					

8.6 Plastic Tape



Type	Α	В	С	D	Е	F
0805	1.5±0.2	2.3±0.2	4.0± 0.1	2.0± 0.05	4.0± 0.1	1.75± 0.1
1206	1.9±0.2	3.5±0.2				
1210	2.9±0.2	3.6±0.2				
1808	2.5±0.2	4.9±0.2				
1812	3.6±0.2	4.9±0.2			8.0± 0.1	
1825	6.9±0.2	4.9±0.2				
2208	2.5±0.2	6.1±0.2				
2211	3.2±0.2	6.1±0.2				
2220	5.4±0.2	6.1±0.2				
2225	6.9±0.2	6.1±0.2				


Page: 11/17



Type	G	Н	I	J	t	0
0805	3.5± 0.05	8.0± 0.3	φ 1.5+0.1/-0	3.0 max.	0.3 max.	1.0± 0.1
1206						
1210						
1808	5.5± 0.05	12.0 ± 0.3		4.0 max.		1.5± 0.1
1812						
1825						
2208						
2211						
2220						
2225						

8.7 Reel Dimensions

Reel Material : Polystyrene



Unit:mm

Type	Α	В	С	D	E	W
0201	φ 382 max	arphi 50 min	φ 13± 0.5	φ 21± 0.8	2.0±0.5	10± 0.15
0402						
0603						
0805						
1206						
1210						
1808	φ 178±0.2	φ 60±0.2				13±0.3
1812						
1825						
2208						
2211						
2220						
2225						

Page: 12/17




Precautionary Notes:

1. Storage

Store the capacitors where the temperature and relative humidity don't exceed 40 °C and 70%RH. We recommend that the capacitors be used within 12 months from the date of manufacturing. Store the products in the original package and do not open the outer wrapped, polyethylene bag, till just before usage. If it is open, seal it as soon as possible or keep it in a desiccant with a desiccation agent.

2. Construction of Board Pattern


Improper circuit layout and pad/land size may cause excessive or not enough solder amount on the PC board. Not enough solder may create weak joint, and excessive solder may increase the potential of mechanical or thermal cracks on the ceramic capacitor. Therefore we recommend the land size to be as shown in the following table: 2.1 Size and recommend land dimensions for reflow soldering



EIA Code	Chip (mm)		Land (mm)					
EIA Code	L	W	Α	В	С	D	Е	
0201	0.60	0.30	0.2~0.3	0.2~0.4	0.2~0.4			
0402	1.00	0.50	0.3~0.5	0.3~0.5	0.4~0.6		1	
0603	1.60	0.80	0.4~0.6	0.6~0.7	0.6~0.8		-	
0805	2.00	1.25	0.7~0.9	0.6~0.8	0.8~1.1			
1206	3.20	1.60	2.2~2.4	0.8~0.9	1.0~1.4	1.0~2.0	3.2~3.7	
1210	3.20	2.50	2.2~2.4	1.0~1.2	1.8~2.3	1.0~2.0	4.1~4.6	
1808	4.60	2.00	2.8~3.4	1.8~2.0	1.5~1.8	1.0~2.8	3.6~4.1	
1812	4.60	3.20	2.8~3.4	1.8~2.0	2.3~3.0	1.0~2.8	4.8~5.3	
1825	4.60	6.35	2.8~3.4	1.8~2.0	5.1~5.8	1.0~4.0	7.1~8.3	
2208	5.70	2.00	4.0~4.6	2.0~2.2	1.5~1.8	1.0~4.0	3.6~4.1	
2211	5.70	2.80	4.0~4.6	2.0~2.2	2.0~2.6	1.0~4.0	4.4~4.9	
2220	5.70	5.00	4.0~4.6	2.0~2.2	3.5~4.8	1.0~4.0	6.6~7.1	
2225	5.70	6.35	4.0~4.6	2.0~2.2	5.1~5.8	1.0~4.0	7.1~8.3	

2.2 Mechanical strength varies according to location of chip capacitors on the P.C. board.
Design layout of components on the PC board such a way to minimize the stress imposed on the components, upon flexure of the boards in depanelization or other processes.


Component layout close to the edge of the board or the "depanelization line" is not recommended. Susceptibility to stress is in the order of: a>b>c and d>e



Page: 13/17




2.3 Layout Recommendation




3. Mounting

3.1 Sometimes crack is caused by the impact load due to suction nozzle in pick and place operation. In pick and place operation, if the low dead point is too low, excessive stress is applied to component. This may cause cracks in the ceramic capacitor, therefore it is required to move low dead point of a suction nozzle to the higher level to minimize the board warp age and stress on the components. Nozzle pressure is typically adjusted to 1N to 3N (static load) during the pick and place operation.



3.2 Amount of Adhesive



Page: 14/17




4. Soldering

4.1. Wave Soldering

Most of components are wave soldered with solder at 230 to 250 ℃. Adequate care must be taken to prevent the potential of thermal cracks on the ceramic capacitors. Refer to the soldering methods below for optimum soldering benefits.

Recommend flow soldering temperature Profile



Soldering Method	Change in Temp.($^{\circ}\mathbb{C}$)
1206 and Under	$\Delta T \le 100 \sim 130 \text{ max}.$

To optimize the result of soldering, proper preheating is essential:

- 1) Preheat temperature is too low
 - a. Flux flows to easily
 - b. Possibility of thermal cracks
- 2) Preheat temperature is too high
 - a. Flux deteriorates even when oxide film is removed
 - b. Causes warping of circuit board
 - c. Loss of reliability in chip and other components


Cooling Condition:

Natural cooling using air is recommended. If the chips are dipped into a solvent for cleaning, the temperature difference (Δ T) between the solvent and the chips must be less than 100 °C.

4.2 Reflow Soldering

Preheat and gradual increase in temperature to the reflow temperature is recommended to decrease the potential of thermal crack on the components. The recommended heating rate depends on the size of component, however it should not exceed 3 °C/Sec.

Recommend reflow profile for Lead-Free soldering temperature Profile (MIL-STD-202G #210F)



★ The cycles of soldering : Twice (max.)


Soldering Method	Change in Temp.(°C)
1206 and Under	∆ T ≦ 190 °C
1210 and Over	∆ T ≦ 130 °C

Page: 15/17



4.3 Hand Soldering

Sudden temperature change in components, results in a temperature gradient recommended in the following table, and therefore may cause internal thermal cracks in the components. In general a hand soldering method is not recommended unless proper preheating and handling practices have been taken. Care must also be taken not to touch the ceramic body of the capacitor with the tip of solder Iron.



Soldering Method	Change in Temp.($^{\circ}$ C)
1206 and Under	Δ T \leq 150 $^{\circ}$ C
1210 and Over	∆ T ≦ 130 °C

How to Solder Repair by Solder Iron


- 1) Selection of the soldering iron tip
 - The required temperature of solder iron for any type of repair depends on the type of the tip, the substrate material, and the solder land size.
- 2) recommended solder iron condition
 - a.) Preheating Condition: Board and components should be preheated sufficiently at 150 ℃ or over, and soldering should be conducted with soldering iron as boards and components are maintained at sufficient temperatures.
 - b.) Soldering iron power shall not exceed 30 W.
 - c.) Soldering iron tip diameter shall not exceed 3mm.
 - d.) Temperature of iron tip shall not exceed 350 °C to perform the process within 5 seconds. (refer to MIL-STD-202G)
 - f.) Do not touch the ceramic body with the tip of solder iron. Direct contact of the soldering iron tip to ceramic body may cause thermal cracks.
 - g.) After soldering operation, let the products cool down gradually in the room temperature.

5. Handling after chip mounted

5.1 Proper handling is recommended, since excessive bending and twist of the board, depends on the orientation of the chip on the board, may induce mechanical stress and cause internal crack in the capacitor.

Higher potential of crack

Lower potential of crack




5.2 There is a potential of crack if board is warped due to excessive load by check pin




Page: 16/17




- 5.3 Mechanical stress due to warping and torsion.
 - (a) Crack occurrence ratio will be increased by manual separation.
 - (b) Crack occurrence ratio will be increased by tensile force, rather than compressive force.




Capacitor Stress Analysis






6. Handling of Loose Chip Capacitor

6.1 If dropped the chip capacitor may crack.



6.2 In piling and stacking of the P.C. boards after mounting for storage or handling, the corner of the P.C. board may hit the chip capacitor mounted on another board to cause crack.



7. Safekeeping condition and period

For safekeeping of the products, we recommend to keep the storage temperature between +5 to +40 °C and under humidity of 20 to 70% RH. The shelf life of capacitors is 12 months.

Page: 17/17