



# 7N65-HC

*Power MOSFET*

## 7A, 650V N-CHANNEL POWER MOSFET

■ DESCRIPTION


The UTC **7N65-HC** is a N-channel mode power MOSFET using UTC's advanced technology to provide customers with planar stripe and DMOS technology. This technology allows a minimum on-state resistance and superior switching performance. It also can withstand high energy pulse in the avalanche and commutation mode.

The UTC **7N65-HC** is generally applied in high efficiency switch mode power supplies.

■ FEATURES

- \*  $R_{DS(ON)} < 1.2\Omega$  @  $V_{GS}=10V, I_D=3.5A$
- \* Fast Switching
- \* With 100% Avalanche Tested

■ SYMBOL




■ ORDERING INFORMATION


Ordering Number		Package	Pin Assignment			Packing
Lead Free	Halogen Free		1	2	3	
7N65L-TF1-T	7N65G-TF1-T	TO-220F1	G	D	S	Tube
7N65L-TF3-T	7N65G-TF3-T	TO-220F	G	D	S	Tube
7N65L-TF3T-T	7N65G-TF3T-T	TO-220F3	G	D	S	Tube

Note: Pin Assignment: G: Gate D: Drain S: Source

<p>7N65G-TF1-T</p> <p>(1) Packing Type (2) Package Type (3) Green Package</p>	<p>(1) T: Tube (2) TF1: TO-220F1, TF3: TO-220F, TF3T: TO-220F3 (3) G: Halogen Free and Lead Free, L: Lead Free</p>
---	--



MARKING



FLYING 汎翔國際有限公司  
www.flying1688.com

■ ABSOLUTE MAXIMUM RATINGS (T<sub>c</sub> =25°C, unless otherwise specified)

PARAMETER		SYMBOL	RATINGS	UNIT
Drain-Source Voltage		V <sub>DSS</sub>	650	V
Gate-Source Voltage		V <sub>GSS</sub>	±30	V
Drain Current	Continuous	I <sub>D</sub>	7	A
	Pulsed (Note 2)	I <sub>DM</sub>	14	A
Avalanche Energy	Single Pulsed (Note 3)	E <sub>AS</sub>	530	mJ
Peak Diode Recovery dv/dt (Note 4)		dv/dt	2.4	V/ns
Power Dissipation		P <sub>D</sub>	40	W
Junction Temperature		T <sub>J</sub>	+150	°C
Storage Temperature Range		T <sub>STG</sub>	-55 ~ +150	°C

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive Rating : Pulse width limited by maximum junction temperature.

3. L=60mH, I<sub>AS</sub>=4.2A, V<sub>DD</sub>= 50V, R<sub>G</sub>=25Ω, Starting T<sub>J</sub>=25°C

4. I<sub>SD</sub>≤7.0A, di/dt ≤200A/μs, V<sub>DD</sub> ≤BV<sub>DSS</sub>, Starting T<sub>J</sub>=25°C

■ THERMAL DATA

PARAMETER	SYMBOL	RATING	UNIT
Junction to Ambient	θ <sub>JA</sub>	62.5	°C/W
Junction to Case	θ <sub>JC</sub>	3.12	°C/W


■ ELECTRICAL CHARACTERISTICS (T<sub>J</sub>=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>OFF CHARACTERISTICS</b>						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	650			V
Drain-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V			10	μA
Gate-Source Leakage Current	Forward	I <sub>GSS</sub> V <sub>DS</sub> =0V, V <sub>GS</sub> =30V			100	nA
	Reverse		V <sub>DS</sub> =0V, V <sub>GS</sub> =-30V		-100	nA
<b>ON CHARACTERISTICS</b>						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250μA	2.0		4.0	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =3.5A			1.2	Ω
<b>DYNAMIC PARAMETERS</b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1.0MHz		865		pF
Output Capacitance	C <sub>OSS</sub>			140		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			35		pF
<b>SWITCHING PARAMETERS</b>						
Total Gate Charge (Note 1)	Q <sub>G</sub>	V <sub>DS</sub> =350V, V <sub>GS</sub> =10V, I <sub>D</sub> =7A, I <sub>G</sub> =1mA (Note 1, 2)		35		nC
Gate to Source Charge	Q <sub>GS</sub>			7.4		nC
Gate to Drain Charge	Q <sub>GD</sub>			12.6		nC
Turn-ON Delay Time (Note 1)	t <sub>D(ON)</sub>	V <sub>DD</sub> =30V, V <sub>GS</sub> =10V, I <sub>D</sub> =0.5A, R <sub>G</sub> =25Ω (Note 1, 2)		44		ns
Rise Time	t <sub>R</sub>			110		ns
Turn-OFF Delay Time	t <sub>D(OFF)</sub>			280		ns
Fall-Time	t <sub>F</sub>			176		ns
<b>SOURCE- DRAIN DIODE RATINGS AND CHARACTERISTICS</b>						
Maximum Body-Diode Continuous Current	I <sub>S</sub>				7	A
Maximum Body-Diode Pulsed Current	I <sub>SM</sub>				14	A
Drain-Source Diode Forward Voltage (Note 1)	V <sub>SD</sub>	I <sub>S</sub> = 7.0A, V <sub>GS</sub> =0V			1.4	V
Body Diode Reverse Recovery Time (Note 1)	t <sub>rr</sub>	I <sub>S</sub> = 7.0A, V <sub>GS</sub> =0V,		390		ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	di <sub>F</sub> /dt=100A/μs		3.6		μC


Notes: 1. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2%.

2. Essentially independent of operating temperature.

■ TEST CIRCUITS AND WAVEFORMS




Peak Diode Recovery dv/dt Test Circuit




Peak Diode Recovery dv/dt Waveforms


### TEST CIRCUITS AND WAVEFORMS




Switching Test Circuit




Switching Waveforms




Gate Charge Test Circuit



Gate Charge Waveform









Unclamped Inductive Switching Test Circuit









Unclamped Inductive Switching Waveforms


## TYPICAL CHARACTERISTICS



■ TYPICAL CHARACTERISTICS (Cont.)



■ TYPICAL CHARACTERISTICS (Cont.)



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.