ESMT EMP8965

Fast Ultra High-PSRR, Low-Noise, Low-Dropout, 600mA Micropower CMOS Linear Regulator

General Description

The EMP8965 low-dropout (LDO) CMOS linear regulators feature ultra-high power supply rejection ratio (75dB at 1kHz), low output voltage noise (30µV), low dropout voltage (270mV), low quiescent current (110µA), and fast transient response. It guarantees delivery of 600mA output current, and supports preset output voltages ranging from 1.2V to 3.3V with 0.1V increment (except for 1.85V and 2.85V).

The EMP8965 is ideal for battery-powered applications by virtue of its low quiescent current consumption and its 1nA shutdown mode of logical operation. The regulator provides fast turn-on and start-up time by using dedicated circuitry to pre-charge an optional external bypass capacitor. This bypass capacitor is used to reduce the output voltage noise without adversely affecting the load transient response. The high power supply rejection ratio of the EMP8965 holds well for low input voltages typically encountered in battery- operated systems. The regulator is stable with small ceramic capacitive loads (2.2µF typical).

Additional features include regulation fault detection, bandgap voltage reference, constant current limiting and thermal overload protection. Available in miniature 5-pin SOT-23-5 and TDFN-6 package options are offered

to provide additional flexibility for different applications.

Features

- Miniature SOT-23-5 and TDFN-6 packages
- 600mA guaranteed output current
- 75dB typical PSRR at 1kHz
- 30µV RMS output voltage noise (10Hz to 100kHz)
- 270mV typical dropout at 600mA
- 110µA typical quiescent current
- 1nA typical shutdown mode
- Fast line and load transient response
- 80µs typical fast turn-on time
- 2.5V to 5.5V input range
- Stable with small ceramic output capacitors
- Over temperature and over current protection
- ±2% output voltage tolerance


Applications

- Wireless handsets
- PCMCIA cards
- DSP core power
- Hand-held instruments
- Battery-powered systems
- Portable information appliances



Connection Diagrams

SOT-23-5(Top View)



Order information

EMP8965-XXVF05GRR

XX Operation Code


VF05 SOT-23-5 Package

GRR RoHS & Halogen free

Rating: -40 to 85°C

Package in Tape & Reel

TDFN-6 (Top View)



EMP8965-XXFK06NRR

XX Operation Code

FK06 TDFN-6 Package

NRR RoHS & Halogen free

Rating: -40 to 85°C

Package in Tape & Reel

Order, Mark & Packing Information

No. of	Fixed	EN	СС	Fault	Package	Marking	Vout Code (XX)	Vout	Product ID
						OUT CO	12	1.2	EMP8965-12VF05GRR
						OUT CC	15	1.5	EMP8965-15VF05GRR
5	Υ	Υ	Y	N	SOT-23-5	8965 • Tracking Code	18	1.8	EMP8965-18VF05GRR
						PIN1 DOT VIN GND SHON	30	3.0	EMP8965-30VF05GRR
							33	3.3	EMP8965-33VF05GRR
						0 0 4	12	1.2	EMP8965-12FK06NRR(by request)
				Y	TDFN-6	8965	15	1.5	EMP8965-15FK06NRR(by request)
6	Y	Y	Υ			Tracking Code	18	1.8	EMP8965-18FK06NRR(by request)
	,	•				4 5 E	30	3.0	EMP8965-30FK06NRR(by request)
						PIN1 DOT	33	3.3	EMP8965-33FK06NRR(by request)



Package & Packing

SOT-23-5	3K units Tape & Reel		
TDFN-6	5K units Tape & Reel		

Typical Application




Fig. 1. EMP8965 Fixed output version.




Fig.2 EMP8965 with Fault. Fixed output version.



Pin Functions

Name	SOT-23-5	TDFN-6	Function
VOUT 5 1		1	Output Voltage Feedback.
VIN	1	6	Supply Voltage Input. Require a minimum input capacitor of close to 1µF to
VIIN	1	•	ensure stability and sufficient decoupling from the ground pin.
GND	2	5	Ground Pin.
СС	4	•	Compensation Capacitor. Connect an optimum 33nF noise bypass capacitor
CC	4	2	between the CC and the ground pins to reduce noise in VOUT.
			Shutdown Input. Set the regulator into the disable mode by pulling the SHDN
SHDN	3	3	pin low. To keep the regulator on during normal operation, connect the SHDN
			pin to VIN. The SHDN pin must not exceed VIN under all operating conditions.
			Fault Detection Output. The FAULT pin goes low when the voltage regulating
			function fails. Because the FAULT pin connects to the open-drain output of a
FAULT	NA	4	NMOS transistor, a typical $100 k\Omega$ pull-up resistor is required to provide the
			necessary output voltage. The FAULT pin enters the high impedance state
			during shutdown and it should be connected to ground if unused.

Publication Date: Nov. 2021 Revision: 2.9 4/18



Absolute Maximum Ratings (Notes 1, 2)

VIN, VOUT, V SHDN , VSET, VCC, V FAULT -0.3V to 6.0V Package Thermal Resistance (θ_{JA}) Power Dissipation (Note 4) SOT-23-5 (low effective test board) 250°C/W (Note. 3)

Storage Temperature Range -65°C to160°C SOT-23-5 (high effective test board) 152°C/W (Note. 10) Junction Temperature (T_J) 150°C TDFN-6 74.7°C/W (Note 10)

Lead Temperature (10 sec.) 260°C

Operating Ratings (Note 1), (Note 2) **ESD Rating**

Temperature Range -40°C to 85°C Human Body Model (Note 6) 2kV

200V Supply Voltage MM 2.5V to 5.5V

Electrical Characteristics

Unless otherwise specified, all limits guaranteed for $V_{IN} = V_{OUT} + 1V$ (Note 7), $V \overline{SHDN} = V_{IN}$, $C_{IN} = C_{OUT} = 2.2 \mu F$, $C_{CC} = 33 n F$, $T_{J} = 10 n F$ 25°C. **Boldface** limits apply for the operating temperature extremes: -40°C and 85°C.

Symbol	Parameter	Conditions	Min	Typ (Note 5)	Max	Units	
V_{IN}	Input Voltage		2.5		5.5	V	
Δ V _{OTI}	Output Voltage Tolerance	100μA ≤ I _{OUT} ≤ 300mA V _{OUT (NOM)} +0.5V ≤ VIN ≤ 5.5V	-2		+2	% of	
A VOIL	Corpor vollage folerance	(Note 7)	-3		+3	V _{OUT} (NOM)	
I _{OUT}	Maximum Output Current	Average DC Current Rating	600			mA	
I _{IIMIT}	Output Current Limit (SOT-23-5)		600	950		mA	
		I _{OUT} = 0mA		110			
IQ	Supply Current	I _{OUT} = 600mA		255		μΑ	
	Shutdown Supply Current	$V_{OUT} = 0V$, $\overline{SHDN} = GND$		0.001	1		
		I _{OUT} = 50mA		22		mV	
V_{DO}	Dropout Voltage	I _{OUT} = 300mA		130			
	(Note 8)	I _{OUT} = 600mA		270			
Δ V_{OUT}	Line Regulation	$I_{OUT} = 1 \text{ mA, } (V_{OUT} + 0.5 \text{V}) \le V_{IN}$ $\le 5.5 \text{V}$ (Note 7)	-0.1	0.02	0.1	%/V	
	Load Regulation	100μA ≤ I _{OUT} ≤ 600mA		0.001		%/mA	
e _n	Output Voltage Noise	I _{OUT} = 10mA, 10Hz ≤ f ≤ 100kHz		30		μV _{RMS}	
V SHDN	SHDN Input Threshold	V_{IH} , $(V_{OUT} + 0.5V) \le V_{IN} \le 5.5V$ (Note 7)	1.2				
V SHDN	зпым трот тпезнога	V_{IL} , $(V_{OUT} + 0.5V) \le V_{IN} \le 5.5V$ (Note 7)			0.4	V	
ISHDN	SHDN Input Bias Current	SHDN = GND or VIN		0.1	100	nA	
V FAULT	FAULT Detection Voltage (TDFN-6)	$V_{OUT} \ge 2.5V$, $I_{OUT} = 200mA$ (Note 9)		125		mV	
	FAULT Output Low Voltage	I _{SINK} = 2mA		0.2		٧	
FAULT	FAULT Off-Leakage	FAULT = 3.6V, SHDN = 0V		0.1	100	nA	

Revision: 2.9 5/18



	Current			
.	Thermal Shutdown Temperature		165	90
T_{SD}	Thermal Shutdown Hysteresis		30	℃
Тон	Start-Up Time	Cout = 10µF, Vout at 90% of Final Value	80	μs

- **Note 1:** Absolute Maximum ratings indicate limits beyond which damage may occur. Electrical specifications do not apply when operating the device outside of its rated operating conditions.
- Note 2: All voltages are with respect to the potential at the ground pin.
- **Note 3:9** $_{\text{JA}}$ is measured in the natural convection at TA=25 $^{\circ}$ C on a low effective thermal conductivity test board of JEDEC 51-3 thermal measurement standard.
- Note 4: Maximum Power dissipation for the device is calculated using the following equations:

$$P_D = \frac{T_J(MAX) - T_A}{\theta_{JA}}$$

where TJ(MAX) is the maximum junction temperature, TA is the ambient temperature, and θ JA is the junction-to-ambient thermal resistance. E.g. for the TDFN-6 package θ JA = 74.7°C/W, TJ (MAX) = 150°C and using TA = 25°C, the maximum power dissipation is found to be 1.67W. The derating factor (-1/ θ JA) = -13.4mW/°C, thus below 25°C the power dissipation figure can be increased by 13.4mW per degree, and similarity decreased by this factor for temperatures above 25°C.

- Note 5: Typical Values represent the most likely parametric norm.
- **Note 6:** Human body model: $1.5k\Omega$ in series with 100pF.
- Note 7: Condition does not apply to input voltages below 2.5V since this is the minimum input operating voltage.
- **Note 8:** Dropout voltage is measured by reducing V_{IN} until V_{OUT} drops 100mV from its nominal value at V_{IN} – V_{OUT} = 0.5V. Dropout voltage does not apply to the regulator versions with V_{OUT} less than 2.5V.
- Note 9: The FAULT detection voltage is specified for the input to output voltage differential at which the FAULT pin goes active low.
- Note 10: 0 JA is measured in the natural convection at TA=25℃ on a high effective thermal conductivity test board (2 layers, 2S).



Functional Block Diagram





Fig. 3 . The EMP8965 Functional Block Diagram

Publication Date: Nov. 2021 Revision: 2.9 **7/18**



Typical Performance Characteristics


Unless otherwise specified, VIN = $V_{OUT (NOM)}$ + 1V, C_{IN} = C_{OUT} = 2.2 μ F, C_{CC} = 33nF, T_A = 25°C, $V_{\overline{SHDN}}$ = VIN.








Typical Performance Characteristics


Unless otherwise specified, VIN = $V_{OUT\ (NOM)}$ + 1V, C_{IN} = C_{OUT} = 2.2 μ F, C_{CC} = 33nF, T_A = 25°C, V_{SHDN} = VIN. (Continued)

















Typical Performance Characteristics

Unless otherwise specified, VIN = $V_{OUT\ (NOM)}$ + 1V, C_{IN} = C_{OUT} = 2.2 μ F, C_{CC} = 33nF, T_A = 25°C, V_{SHDN} = VIN. (Continued)





Application Information

General Description

Referring to Figure 2 as shown in the Functional Block Diagram section, the EMP8965 adopts the classical regulator topology in which negative feedback control is used to perform the desired voltage regulating function. The negative feedback is formed by using feedback resistors (R1, R2) to sample the output voltage for the non-inverting input of the error amplifier, whose inverting input is set to the bandgap reference voltage. By virtue of its high open-loop gain, the error amplifier operates to ensure that the sampled output feedback voltage at its non-inverting input is virtually equal to the preset bandgap reference voltage.

The error amplifier compares the voltage difference at its inputs and produces an appropriate driving voltage to the P-channel MOS pass transistor to control the amount of current reaching the output. If there are changes in the output voltage due to load changes, the feedback resistors register such changes to the non-inverting input of the error amplifier. The error amplifier then adjusts its driving voltage to maintain virtual short between its two input nodes under all loading conditions. In a nutshell, the regulation of the output voltage is achieved as a direct result of the error amplifier keeping its input voltages equal. This negative feedback control topology is further augmented by the shutdown, the fault detection, and the temperature and current protection circuitry.

Output Capacitor

The EMP8965 is specially designed for use with ceramic output capacitors of as low as 2.2µF to take advantage of the savings in cost and space as well as the superior filtering of high frequency noise. Capacitors of higher value or other types may be used, but it is important to make sure its equivalent series resistance (ESR) be restricted to less than 0.5Ω . The use of larger capacitors with smaller ESR values is desirable for applications involving large and fast input or output transients, as well as for situations where the application systems are not physically located immediately adjacent to the battery power source. Typical ceramic capacitors

suitable for use with the EMP8965 are X5R and X7R. The X5R and the X7R capacitors are able to maintain their capacitance values to within $\pm 20\%$ and $\pm 10\%$, respectively, as the temperature increases.

No-Load Stability

The EMP8965 is capable of stable operation during no-load conditions, a mandatory feature for some applications such as CMOS RAM keep-alive operations.

Input Capacitor

A minimum input capacitance of 1µF is required for EMP8965. The capacitor value may be increased without limit. Improper workbench set-ups may have adverse effects on the normal operation of the regulator. A case in point is the instability that may result from long supply lead inductance coupling to the output through the gate capacitance of the pass transistor. This will establish a pseudo LCR network, and is likely to happen under high current conditions or near dropout. A 10µF tantalum input capacitor will dampen the parasitic LCR action thanks to its high ESR. However, cautions should be exercised to avoid regulator short-circuit damage when tantalum capacitors are used, for they are prone to fail in short-circuit operating conditions.

Compensation (Noise Bypass) Capacitor

Substantial reduction in the output voltage noise of the EMP8965 is accomplished through the connection of the noise bypass capacitor CC (33nF optimum) between pin 4 and the ground. Because pin 4 connects directly to the high impedance output of the bandgap reference circuit, the level of the DC leakage currents in the CC capacitors used will adversely reduce the regulator output voltage. This sets the DC leakage level as the key selection criterion of the CC capacitor types for use with the EMP8965. NPO and COG ceramic capacitors typically offer very low leakage. Although the use of the CC capacitors does not affect the it transient response. does affect turn-on time of the regulator. Tradeoff exists between

> Publication Date: Nov. 2021 Revision: 2.9 11/18



output noise level and turn-on time when selecting the CC capacitor value.

Power Dissipation and Thermal Shutdown

Thermal overload results from excessive power dissipation that causes the IC junction temperature to increase beyond a safe operating level. The EMP8965 relies on dedicated thermal shutdown circuitry to limit its total power dissipation. An IC junction temperature TJ exceeding 165°C will trigger the thermal shutdown logic, turning off the P-channel MOS pass transistor. The pass transistor turns on again after the junction cools off by about 30°C. When continuous thermal overload conditions persist, this thermal shutdown action then results in a pulsed waveform at the output of the regulator. The concept of thermal resistance θ $_{\text{JA}}$ (°C/W) is often used to describe an IC junction's relative readiness in allowing its thermal energy to dissipate to its ambient air. An IC junction with a low thermal resistance is preferred because it is relatively effective in dissipating its thermal energy to its ambient, thus resulting in a relatively low and desirable junction temperature. The relationship between θ JA and TJ is as follows:

$$T_J = \theta_{JA} (PD) + T_A$$

 T_A is the ambient temperature, and P_D is the power generated by the IC and can be written as:

$$P_D = I_{OUT} (V_{IN} - V_{OUT})$$

As the above equations show, it is desirable to work with lcs whose θ $_{JA}$ values are small such that T_J does not increase strongly with P_D . To avoid thermally overloading the EMP8965, refrain from exceeding the absolute maximum junction temperature rating of 150°C under continuous operating conditions. Overstressing the regulator with high loading currents and elevated input-to-output differential voltages can increase the IC die temperature significantly.

Fault Detection

In the event of the occurrence of various fault conditions that cause failure in the output voltage regulation, such as during thermal overload or current limit, the FAULT pin of the EMP8969 becomes low. Because the FAULT pin connects to the open-drain output of a N-channel MOS transistor, a large pull-up resistor (100k Ω typical) is required to provide the necessary tuatuo voltage and yet without compromising the overall power consumption performance of the regulator. The FAULT pin also goes low when the input-to-output differential voltage becomes too small to sustain good load and line regulation at the output. This occurs typically during near dropout when the input-to-output differential voltage is less than 110mV for a load current of 200mA. The EMP8969 detects near dropout conditions by comparing the differential voltage against a predefined differential threshold that is always slightly above the dropout voltage. This differential threshold is dynamical in the sense that it not only tracks the dropout voltage as the load current varies, but also scale linearly with the load current.

Shutdown

The EMP8965 enters the sleep mode when the SHDN pin is low. When this occurs, the pass transistor, the error amplifier, and the biasing circuits, including the bandgap reference, are turned off, thus reducing the supply current to typically 1nA. Such a low supply current makes the EMP8965 best suited for battery-powered applications. The maximum guaranteed voltage at the SHDN pin for the sleep mode to take effect is 0.4V. A minimum guaranteed voltage of 1.2V at the SHDN pin will activate the EMP8965. Direct connection of the SHDN pin to the VIN to keep the regulator on is allowed for the EMP8965. In this case, the SHDN pin must not exceed the supply voltage VIN.

Fast Start-Up

Fast start-up time is important for overall system efficiency improvement. The EMP8965 assures fast

Publication Date: Nov. 2021 Revision: 2.9 12/18




start-up speed when using the optional noise bypass capacitor (CC). To shorten start-up time, the EMP8965

internally supplies a $500\mu A$ current to charge up the capacitor until it reaches about 90% of its final value.


Inc. Publication Date: Nov. 2021 Revision: 2.9 13/18



Package Outline Drawing SOT-23-5



TOP VIEW







Cryssels of	Dimension in mm			
Symbol	Min.	Max.		
А	0.90	1.45		
A1	0.00	0.15		
b	0.30	0.50		
С	0.08	0.25		
D	2.70	3.10		
Е	1.40	1.80		
E1	2.60	3.00		
е	0.95	BSC		
L	0.30	0.60		



Package Outline Drawing TDFN-6L (2x2 mm)



TOP VIEW



BOTTOM VIEW

Symbol	Dimension in mm			
Sylliool	Min	Max		
А	0.70	0.80		
A1	0.00	0.05		
A3	0.18	0.25		
ь	0.25	0.35		
D	1.90	2.10		
Е	1.90	2.10		
е	0.65	BSC		
L	0.20	0.45		

Exposed pad option

	Dimension	on in mm
	Min	Max
D2	1.20	1.45
E2	0.55	0.75



Revision History

Revision	Date	Description		
2.0	2008.10.07	EMP transferred from version 1.0		
2.1	2009.05.08	Modify order information		
2.2	2012.08.17	1.Remove NRR and change GRR definition 2.Modify package outline drawing		
2.3	2014.12.23	Remove SOT-89-5		
2.4	2016.06.22	Remove Old Marking		
2.5	2017.06.26	Add definition (Note.3) of package thermal resistance. Remove SOT-23-6 package type.		
2.6	2018.09.13	Add TDFN-6 package option		
2.7	2019.03.21	Update TDFN-2x2-6 POD		
2.8	2020.06.10	Added high effective thermal conductivity test board thermal parameter into.		
2.9	2021.11.12	Remove 2.5V Vout option including Order, Mark & Packing Information		

Publication Date: Nov. 2021 Revision: 2.9 17/18 ESMT EMP8965

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Nov. 2021 Revision: 2.9 18/18