


UNISONIC TECHNOLOGIES CO., LTD



#### **FEATURES**

- \* Built in FET device protection circuit
- \* Adjustable FET device operating current
- \* Stable bias control for GaAs and HEMT FETs
- \* Drive up to six FETs
- \* Wide supply voltage range

### **ORDERING INFORMATION**


Ordering Number		Daakaaa	Decking	
Lead Free	Halogen Free	Package	Packing	
L8001L-R20-R	L8001G-R20-R	SSOP-20	Tape Reel	

L8001 <u>Ģ-<del>R2</del>0-Ŗ</u>	
(1)Packing Type	(1) R: Tape Reel
(2)Package Type	(2) SSOP-20
(3)Green Package	(3) G: Halogen Free and Lead Free, L: Lead Free

## MARKING



# PIN CONFIGURATION




## PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION
1	VD1	1 <sup>st</sup> Drain output voltage
2	VG1	1 <sup>st</sup> Gate output voltage
3	VD2	2 <sup>nd</sup> Drain output voltage
4	VG2	2 <sup>nd</sup> Gate output voltage
5	VG3	3 <sup>rd</sup> Gate output voltage
6	VD3	3 <sup>rd</sup> Drain output voltage
7	GND	Ground
8	NC	No connect
9	CNB1	OSC output
10	CNB2	Rectifier Input
11	CSUB	Negative voltage output
12	RCAL1	VD1/VD2/VD3 current set resistor connect
13	RCAL2	VD4/VD5/VD6 current set resistor connect
14	VG6	6 <sup>th</sup> Gate output voltage
15	VD6	6 <sup>th</sup> Drain output voltage
16	VG5	5 <sup>th</sup> Gate output voltage
17	VD5	5 <sup>th</sup> Drain output voltage
18	VG4	4 <sup>th</sup> Gate output voltage
19	VD4	4 <sup>th</sup> Drain output voltage
20	V <sub>CC</sub>	Supply voltage



# BLOCK DIAGRAM





## ■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V <sub>CC</sub>	-0.6 ~ 8	V
Supply Current	I <sub>CC</sub>	100	mA
Maximum Drain Current	I <sub>D</sub>	15	mA
Maximum CSUB Sink Current	I <sub>CSUB</sub>	-500	uA
Operating Temperature	T <sub>OPR</sub>	-40 ~ 80	°C
Storage Temperature	T <sub>STG</sub>	-50 ~ 150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.


## ELECTRICAL CHARACTERISTICS

 $(V_{CC}=3.3V,\ I_D=10mA,\ R_{CAL1}=8.2K\Omega,\ R_{CAL2}=8.2K\Omega,\ T_A=25^\circ C,\ unless\ otherwise\ stated)$ 

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V <sub>cc</sub>		3.3		6	V
Supply Current	Icc	No FET			10	mA
Negative Voltage	V <sub>SUB</sub>	I <sub>SUB</sub> =0uA, V <sub>CC</sub> =6V	-3.0	-2.5	-1	V
		I <sub>SUB</sub> =-200uA			-1	V
Oscillator Freq.	f <sub>O</sub>		200	350	800	KHz
Drain Current	I <sub>D</sub>		8	10	12	mA
Drain Current Change with $V_{CC}$	ΔI <sub>DV</sub>	V <sub>CC</sub> =3.3~6V		0.2		%/V
VD1/VD2/VD3/VD4/VD5/VD6 Drain	A 1			0.2		m۸
Offset Current	$\Delta I_{DC}$			0.2		mA
Drain Current Change with Temp.	$\Delta I_{DT}$	T=-40~80°C		0.1		%/°C
Drain Voltage	VD	I <sub>D</sub> =10mA	1.8	2	2.2	V
Drain Voltage Change with $V_{CC}$	$\Delta V_{DV}$	V <sub>CC</sub> =3.3~6V		0.5		%/V
Drain Voltage Change	$\Delta V_{DT}$	T=-40~80°C		50		ppm
Dynamic Gate Voltage Range	$V_{G}$	Csub without loading	-2.5		0.7	V
Drain Output Noise Voltage	$V_{dn}$	With drain bypass capacitor=10nF			0.05	$V_{\text{PP}}$
Gate Output Noise Voltage	$V_{GN}$	With gate bypass capacitor=10nF			0.03	$V_{PP}$



## TYPICAL APPLICATION CIRCUIT



There are three major functions provided by L8001G: support negative voltage, bias control circuit, and FET protesting circuit.


The negative voltage is generated using internal oscillator. It only needs an ac coupled capacitor  $C_{NB}$  47nF and a negative voltage bypass capacitor  $C_{SUB}$  47nF.

The bias control circuit is used to establish a stable bias current for FETs. It's bias current can be adjusted by external resistor Rcal.Rcal1 resistor is used to set  $I_{D1}$ ,  $I_{D2}$ ,  $I_{D3}$  in L8001G. Rcal2 resistor is used to set  $I_{D4}$ ,  $I_{D5}$ ,  $I_{D6}$  in L8001G. if the same drain current is required for all FETs then pins Ical1 and Ical2 can be wired together and shunted to ground by a single resistor of half normal value.

The L8001G devices have been designed to protect the external FETs from adverse operating conditions. With a JFET connected to any bias circuit, the gate output voltage of the bias circuit can not exceed the range -2.5V to 0.7V, under any conditions including powerup and powerdown transients. Should the negative bias generator be shorted or overloaded so that the drain current of the external FETs can no longer be controlled, the drain supply to FETs is shut down to avoid damage to the FETs by excessive drain current. The following diagrams show the L8001G in typical LNB applications. Within each FET gain stage the numbering system indicates how the bias stages relate to the application circuits. This is important when RCAL values are used to set differing drain currents.



## TYPICAL APPLICATION CIRCUIT



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

