MJE13002

NPN EPITAXIAL SILICON TRANSISTOR

HIGH VOLTAGE FAST-SWITCHING NPN POWER TRANSISTOR

■ DESCRIPTION

The UTC **MJE13002** designed for use in high–volatge, high speed, power switching in inductive circuit, It is particularly suited for 115 and 220V switchmode applications such as switching regulator's, inverters, DC-DC converter, Motor control, Solenoid/Relay drivers and deflection circuits.

■ FEATURES


*Collector-Emitter Sustaining Voltage:

 V_{CEO} (sus)=300V.

*Collector-Emitter Saturation Voltage:


 $V_{CE(sat)}$ =1.0V(Max.) @I_C=1.0A, I_B =0.25A

*Switch Time- t_f =0.7µs(Max.) @I_C=1.0A.




■ ORDERING INFORMATION

Ordering Number		Dookogo	Pin Assignment			Dooking
Lead Free	Halogen Free	Package	1	2	3	Packing
MJE13002L-x-T92-B	MJE13002G-x-T92-B	TO-92	В	С	Е	Tape Box
MJE13002L-x-T92-K	MJE13002G-x-T92-K	TO-92	В	С	Е	Bulk
MJE13002L-x-T92-A-B	MJE13002G-x-T92-A-B	TO-92	Е	C	В	Tape Box
MJE13002L-x-T92-A-K	MJE13002G-x-T92-A-K	TO-92	Е	С	В	Bulk
MJE13002L-x-T60-T	MJE13002G-x-T60-T	TO-126	В	С	Е	Tube



■ MARKING



<u>www.unisonic.com.tw</u> 1 of 9

■ ABSOLUTE MAXIMUM RATINGS

PARAMETER		SYMBOL	RATINGS	UNIT	
Collector-Emitter Voltage		V _{CEO(SUS)}	300	V	
Collector-Emitter Voltage		$V_{\sf CEV}$	600	V	
Emitter Base Voltage		V_{EBO}	9	V	
Calla atau Currant	Continuous	Ic	1.5	۸	
Collector Current	Peak (1)	I _{CM}	3	Α	
Daga Current	Continuous	I _B	0.75	A	
Base Current	Peak (1)	I _{BM}	1.5		
Empitton Commont	Continuous	Ι _Ε	2.25		
Emitter Current	Peak (1)	I _{EM}	4.5	Α	
	TA=25°C		1.4	Watts	
Tatal Davis Diagination	Derate above 25°C		11.2	MW/°C	
Total Power Dissipation	TC=25°C	P _D	40	Watts	
	Derate above 25°C		320	MW/°C	
Junction Temperature		TJ	150	°C	
Storage Temperature		T _{STG}	-65 to +150	°C	

■ THERMAL CHARACTERISTICS

PARAMETER		SYMBOL	RATINGS	UNIT
lunation to Coop	TO-92	0	25	°C/W
Junction to Case	TO-126	θ_{JC}	3.12	
Lunction to Ambient	TO-92	0	122	°C // //
Junction to Ambient	TO-126	θ_{JA}	89	°C/W
Maximum Load Temperature for Soldering Purposes:		_	275	°C
1/8" from Case for 5 Seconds		I L	2/5	٥

Note: 1. Pulse Test : Pulse Width=5ms, Duty Cycle≤10%

2. Designer 's Data for "Worst Case" Conditions – The Designer 's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves – representing boundaries on device characteristics – are given to facilitate "Worst case" design.



ELECTRICAL CHARACTERISTICS (T_C=25°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS		TYP	MAX	UNIT			
OFF CHARACTERISTICS (1)									
Collector-Emitter Sustaining Voltage	V _{CEO(SUS)}	I _C =10 mA , I _B =0	300						
		V _{CEV} =Rated Value, V _{BE} (off)=1.5 V			1				
Collector Cutoff Current	I_{CEV}	V _{CEV} =Rated Value,			E				
		V _{BE} (off)=1.5V,Tc=100°C			5				
SECOND BREAKDOWN									
Second Breakdown Collector Current with									
bass forward biased (See Figure 5)	I_{S}/I_{B}								
Clamped Inductive SOA with base reverse	R _{BSOA}								
biased (See Figure 6)	NBSOA								
DC Current Gain	h _{FE1}	I _C =0.5 A, V _{CE} =2 V	8		40				
DC Current Gain	h _{FE2}	I _C =1 A, V _{CE} =2 V	5		25				
		I _C =0.5A, I _B =0.1A			0.5				
Collector Emitter Seturation Voltage		I _C =1A, I _B =0.25A	1A, I _B =0.25A		1	V			
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	I _C =1.5A, I _B =0.5A			3]			
		I _C =1A, I _B =0.25A,T _C =100°C			1				
	V _{BE(SAT)}	I _C =0.5A, I _B =0.1A			1	2 V			
Base-Emitter Saturation Voltage		I _C =1A, I _B =0.25 A			1.2				
		I _C =1A, I _B =0.25A,T _C =100°C			1.1				
DYNAMIC CHARACTERISTICS	0 7 5 7 0								
Current-Gain-Bandwidth Product	f_{T}	I _C =100mA, V _{CE} =10 V, f=1MHz	4	10		MHz			
Output Capacitance	Cob	V _{CB} =10V, I _E =0, f=0.1MHz		21		pF			
SWITCHING CHARACTERISTICS (TABLI	E 1)								
Delay Time	t_d	1051/ 1 44		0.05	0.1	μs			
Rise Time	t _r	V _{CC} =125V, I _C =1A,		0.5	1	μs			
Storage Time	t _s	I _{B1} =I _{B2} =0.2A, t _P =25μs,		2	4	μs			
Fall Time	t _f	Duty Cycle≤1%		0.4	0.7	μs			
INDUCTIVE LOAD, CLAMPED (TABLE 1, FIGURE 7)									
Storage Time	t _{sv}			1.7	4	μs			
Crossover Time	t _c	I _C =1A,Vclamp=300V,		0.29	0.75	μs			
Fall Time	t _{fi}	I _{B1} =0.2A,V _{BE} (off)=5V,T _C =100°C		0.15		μs			
· · · · · · · · · · · · · · · · · · ·		-							

CLASSIFICATION OF h_{FE1}

RANK	А	В	С	D	Е	F
RANGE	8 ~ 16	15 ~ 21	20 ~ 26	25 ~ 31	30 ~ 36	35 ~ 40



APPLICATION INFORMATION

Resistive Reverse Bias Safe Operating Area and Inductive Switching Switching **Test Circuits** DUTY CYCLE? 10% SELECTED FOR? 1KV MJE200 0.02µF 100 PW and Voc Adjusted for Desired Ic RB Adjusted for Desired IB1 -V_{RE}(off) GAP for 30 mH/2 A Coil Data: V_{CC}=125V V_{CC}=20V $R_C=125\Omega$ Ferroxcube core #6656 D1=1N5820 or Lcoil=50mH Vclamp=300V Equiv. Full Bobbin (~ 200 Turns) #20 $R_B=47\Omega$ **Output Waveforms OUTPUT WAVEFORMS** +10.3V **←→** 25 µS Test Waveforms I_C(pk) t1 Adjusted to Obtain Ic **↑ |←** t1 Test Equipment Lcoil(Icpk) tr.tr<10ns Scope-Tektronics Vcc Duty Cycly=1.0% Re and Rc adjusted for desired le and lc

Table 1.Test Conditions for Dynamic Performance

Table 2. Typical Inductive Switching Performance

I _C (AMP)	T _C (°C)	T _{SV} (µs)	T _{RV} (µs)	T _{FI} (µs)	T _{TI} (µs)	T _C (µs)
0.5	25	1.3	0.23	0.30	0.35	0.30
	100	1.6	0.26	0.30	0.40	0.36
1	25	1.5	0.10	0.14	0.05	0.16
	100	1.7	0.13	0.26	0.06	0.29
1.5	25	1.8	0.07	0.10	0.05	0.16
	100	3	0.08	0.22	0.08	0.28


TIME

 V_{CE} or

Vclamp

ť2

Note: All Data Recorded in the inductive Switching Circuit Table 1



475 or Equivalent

Lcoil(lcpk)

Vclamp

SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase, However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each wave form to determine the total switching time, For this reason, the following new terms have been defined.

t_{SV}=Voltage Storage Time, 90% IB1 to 10% Vclamp

t_{RV}=Voltage Rise Time, 10-90% Vclamp

t_{FI}=Current Fall Time, 90-10% I_C

t_{TI}=Current Tail, 10-2% I_C

t_C=Crossover Time, 10% Vclamp to 10% I_C

An enlarged portion of the inductive switching waveforms is shown in Figure 1 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:


PSWT=1/2 Vcclc (tc)f

In general, trv + tfi≒tc. However, at lower test currents this relationship may not be valid.

As is common with most switching transistor, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (tc and tsv) which are guaranteed at 100°C.

RESISTIVE SWITCHING PERFORMANCE








Fig 4. Thermal Response

SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second break-down. Safe operating area curves indicate Ic - VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 5 is based on Tc=25°C; TJ(pk) is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when Tc≥25°C. Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 5 may be found at any case tem-perature by using the appropriate curve on Figure 7.

T_J(pk) may be calculated from the data in Figure 5. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current conditions during re-verse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an ava-lanche mode. Figure 6 gives RBSOA characteristics.




Fig 5. Active Region Safe Operating Area




Fig 6. Reverse Bias Safe Operating Area








Fig 7. Forward Bias Power Derating


■ TYPICAL CHARACTERISTICS
















UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

