



U74CBTLV3126

CMOS IC


LOW-VOLTAGE QUADRUPLE FET BUS SWITCH

DESCRIPTION

The **U74CBTLV3126** quadruple FET bus switch features independent line switches. Each switch is disabled when the associated output-enable (OE) input is low.

The device is fully specified for partial-power-down applications using I_{off} . The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



FEATURES

- * 5-Ω Switch Connection Between Two Ports
- * Standard '126-Type Pinout
- * I_{off} Supports Partial-Power-Down Mode Operation

ORDERING INFORMATION



Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74CBTLV3126L-P14-R	U74CBTLV3126G-P14-R	TSSOP-14	Tape Reel
U74CBTLV3126L-R16-R	U74CBTLV3126G-R16-R	SSOP-16	Tape Reel

<p>U74CBTLV3126G-P14-R</p> <p>(1) Packing Type</p> <p>(2) Package Type</p> <p>(3) Green Package</p>	<p>(1) R: Tape Reel</p> <p>(2) P14: TSSOP-14, R16: SSOP-16</p> <p>(3) G: Halogen Free and Lead Free, L: Lead Free</p>
---	---

MARKING

TSSOP-14	SSOP-16
<p>UTC □□□□ → Date Code</p> <p>L: Lead Free</p> <p>G: Halogen Free</p> <p>□□ → Lot Code</p>	<p>UTC □□□□ → Date Code</p> <p>L: Lead Free</p> <p>G: Halogen Free</p> <p>□□ → Lot Code</p>

■ PIN CONFIGURATION




■ FUNCTION TABLE (each bus switch)


INPUT OE	FUNCTION
H	A port = B port
L	Disconnect

FLYING 汎翔國際有限公司
www.flying1688.com

■ LOGIC DIAGRAM (positive logic)



■ SIMPLIFIED SCHEMATIC (each FET switch)



■ ABSOLUTE MAXIMUM RATING (unless otherwise specified)(Note 1)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V_{CC}	-0.5~4.6	V
Input Voltage	V_I	-0.5~4.6	V
Continuous channel current		128	mA
Input Clamp Current($V_{IO}<0$)	I_{IK}	-50	mA
Operating free-air Temperature	T_A	-40 ~ +85	°C
Storage Temperature	T_{STG}	-65 ~ +150	°C

Note: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient	TSSOP-14	113	°C/W
	SSOP-16	90	°C/W

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V_{CC}		2.3		3.6	V
High-control input voltage	V_{IH}	$V_{CC}=2.3V\sim 2.7V$	1.7			V
		$V_{CC}=2.7V\sim 3.6V$	2			
Low-control input voltage	V_{IL}	$V_{CC}=2.3V\sim 2.7V$			0.7	V
		$V_{CC}=2.7V\sim 3.6V$			0.8	
Operating Temperature	T_A		-40		-85	°C

Note: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

■ STATIC CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
Digital Input Diode Voltage	V_{IK}	$V_{CC}=3V, I_I=-18mA$			-1.2	V	
Input Leakage Current	I_I	$V_{CC}=3.6V, V_I=V_{CC}$ or GND			±1	µA	
Power off Leakage Current	I_{off}	$V_{CC}=0, V_I$ or $V_O=0$ to 3.6V			10	µA	
Quiescent Supply Current	I_{CC}	$V_{CC}=3.6V, V_I=V_{CC}$ or GND, $I_O=0$			10	µA	
Additional Quiescent Supply Current	ΔI_{CC}	$V_{CC}=3.6V$, One input at 3V, Other inputs at V_{CC} or GND			300	µA	
Control input Capacitance	C_I	$V_O=3V$ or 0		2.5		pF	
I/O Capacitance (OFF)	$C_{IO(OFF)}$	$V_O=3V$ or 0, OE=GND		7		pF	
Resistor between two ports	R_{ON}	$V_{CC}=2.3V$ TYP at $V_{CC}=2.5V$	$V_I=0$	$I_I=64mA$	5	8	Ω
				$I_I=24mA$	5	8	
		$V_{CC}=3V$	$V_I=1.7V$	$I_I=-15mA$	27	40	
			$V_I=0V$	$I_I=64mA$	5	7	
				$I_I=24mA$	5	7	
			$V_I=2.4V$	$I_I=-15mA$	10	15	


Note: All typical values are at $V_{CC}=3.3V, T_A=25^\circ C$, unless otherwise noted.

■ DYNAMIC CHARACTERISTICS

See Fig. 1 and Fig. 2 for test circuit and waveforms.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
From input (A or B) to output (B or A)	t_{pd} (t_{PLH}/t_{PHL})	$V_{CC}=2.5V\pm0.2V$			0.15	ns
		$V_{CC}=3.3V\pm0.3V$			0.25	
From input (OE) to output (A or B)	t_{en} (t_{PZL}/t_{PZH})	$V_{CC}=2.5V\pm0.2V$	1.6		4.5	ns
		$V_{CC}=3.3V\pm0.3V$	1.9		4.2	
From input (OE) to output (A or B)	t_{dis} (t_{PLZ}/t_{PHZ})	$V_{CC}=2.5V\pm0.2V$	1.3		1.7	ns
		$V_{CC}=3.3V\pm0.3V$	1.0		4.8	

TEST CIRCUIT AND WAVEFORMS




Note: C_L includes probe and jig capacitance.

t_{PLZ} and t_{PHZ} are the same as t_{dis} .

t_{PZL} and t_{PZH} are the same as t_{en} .

t_{PLH} and t_{PHL} are the same as t_{PD} .

Fig. 1 Load circuitry for switching times.



Note: All input pulses are supplied by generators having the following characteristics:

$t_r, t_f \leq 2ns$; PRR $\leq 10MHz$; $ZO=50\Omega$.

Fig. 2 Propagation delay from input(A) to output(B) and Output transition time.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.