

UF730K-MT


Preliminary

Power MOSFET

5.5A, 400V N-CHANNEL
POWER MOSFET

■ DESCRIPTION

The N-Channel enhancement mode silicon gate power MOSFET is designed for high voltage, high speed power switching applications such as switching regulators, switching converters, solenoid, motor drivers, relay drivers.




1

TO-220F1

■ FEATURES

- * $R_{DS(ON)} < 0.95\Omega$ @ $V_{GS}=10V$, $I_D=3.0A$
- * Avalanche Energy Specified
- * Rugged - SOA is Power Dissipation Limited
- * Fast Switching Capability
- * Linear Transfer Characteristics
- * High Input Impedance

■ SYMBOL




■ ORDERING INFORMATION

Ordering Number		Package	Pin Assignment			Packing
Lead Free	Halogen Free		1	2	3	
UF730KL-TF1-T	UF730KG-TF1-T	TO-220F1	G	D	S	Tube

Note: Pin Assignment: G: Gate D: Drain S: Source

UF730KL-TF1-T	(1)Packing Type (2)Package Type (3)Green Package	(1) T: Tube (2) TF1: TO220F1 (3) L: Lead Free, G: Halogen Free and Lead Free
---------------	--	--

■ MARKING



■ ABSOLUTE MAXIMUM RATINGS ($T_c = 25^\circ\text{C}$, unless otherwise specified)

PARAMETER	SYMBOL	RATINGS	UNIT
Drain-Source Voltage	V_{DSS}	400	V
Drain-Gate Voltage ($R_{GS} = 20\text{k}\Omega$) ($T_J = 25^\circ\text{C} \sim 125^\circ\text{C}$)	V_{DGR}	400	V
Gate-Source Voltage	V_{GSS}	± 20	V
Continuous Drain Current	I_D	5.5	A
Pulsed Drain Current (Note 2)	I_{DM}	22	A
Single Pulse Avalanche Energy (Note 3)	E_{AS}	300	mJ
Power Dissipation	$T_c = 25^\circ\text{C}$	35	W
	Derate above 25°C	0.28	W
Junction Temperature	T_J	+150	$^\circ\text{C}$
Storage Temperature	T_{STG}	-55 ~ +150	$^\circ\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Repetitive Rating : Pulse width limited by maximum junction temperature.

3. $L = 20\text{mH}$, $I_{AS} = 5.5\text{A}$, $V_{DD} = 50\text{V}$, $R_G = 25\ \Omega$, Starting $T_J = 25^\circ\text{C}$

4. $I_{SD} \leq 5.5\text{A}$, $dI/dt \leq 100\text{A}/\mu\text{s}$, $V_{DD} \leq BV_{DSS}$, $T_J \leq T_{JMAX}$

■ THERMAL DATA

PARAMETER	SYMBOL	RATINGS	UNIT
Junction-to-Ambient	θ_{JA}	62.5	$^\circ\text{C/W}$
Junction-to-Case	θ_{JC}	3.6	$^\circ\text{C/W}$


■ ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$, unless otherwise specified.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$	400			V
On-State Drain Current (Note 1)	$I_{\text{D(ON)}}$	$V_{\text{DS}} > I_{\text{D(ON)}} \times R_{\text{DS(ON)MAX}}, V_{\text{GS}}=10\text{V}$	5.5			A
Drain-Source Leakage Current	I_{DSS}	$V_{\text{DS}}=\text{Rated } \text{BV}_{\text{DSS}}, V_{\text{GS}}=0\text{V}$		25		μA
Gate-Source Leakage Current	I_{GSS}	$V_{\text{GS}}=\pm 20\text{V}$			± 100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	$V_{\text{GS(TH)}}$	$V_{\text{DS}}=V_{\text{GS}}, I_D=250\mu\text{A}$	2.0		4.0	V
Static Drain-Source On-State Resistance	$R_{\text{DS(ON)}}$	$V_{\text{GS}}=10\text{V}, I_D=3.0\text{A}$			0.95	Ω
DYNAMIC CHARACTERISTICS						
Input Capacitance	C_{ISS}	$V_{\text{DS}}=25\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$		810		pF
Output Capacitance	C_{OSS}			1200		pF
Reverse Transfer Capacitance	C_{RSS}			300		pF
SWITCHING CHARACTERISTICS						
Total Gate Charge	Q_G	$V_{\text{GS}}=50\text{V}, I_D=1.3\text{A}, V_{\text{DS}}=10\text{V}, I_G=100\mu\text{A}$		18		nC
Gate-Source Charge	Q_{GS}			6		nC
Gate-Drain Charge	Q_{GD}			4		nC
Turn-On Delay Time	$t_{\text{D(ON)}}$	$V_{\text{DD}}=30\text{V}, I_D \approx 0.5\text{A}, V_{\text{GS}}=0\sim 10\text{V}, R_G=25\Omega$ (Note 1, 2)		50		ns
Turn-On Rise Time	t_R			51		ns
Turn-Off Delay Time	$t_{\text{D(OFF)}}$			100		ns
Turn-Off Fall Time	t_F			45		ns
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
Drain-Source Diode Forward Voltage	V_{SD}	$V_{\text{GS}}=0\text{V}, I_{\text{SD}}=5.5\text{A}$			1.6	V
Maximum Continuous Drain-Source Diode Forward Current	I_S				5.5	A
Maximum Pulsed Drain-Source Diode Forward Current	I_{SM}				22	A
Reverse Recovery Time	t_{RR}	$I_{\text{SD}} = 5.5\text{A}, dI_{\text{SD}}/dt = 100\text{A}/\mu\text{s}$ (Note 1)		300		ns
Reverse Recovery Charge	Q_{RR}			2.1		μC


Notes: 1. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty cycle $\leq 2\%$.

2. Essentially independent of operating temperature.

■ TEST CIRCUITS AND WAVEFORMS



Peak Diode Recovery dv/dt Test Circuit



Peak Diode Recovery dv/dt Waveforms

■ TEST CIRCUITS AND WAVEFORMS (Cont.)




Figure 1A. Unclamped Energy Test Circuit




Figure 1B. Unclamped Energy Waveforms




Figure 2A. Switching Time Test Circuit




Figure 2B. Resistive Switching Waveforms




Figure 3A. Gate Charge Test Circuit




Figure 3B. Gate Charge Waveforms

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

