



UNISONIC TECHNOLOGIES CO., LTD

UT4435

Power MOSFET

-8.8A, -30V P-CHANNEL POWER MOSFET


■ DESCRIPTION

The **UT4435** uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with low gate voltages. This device is suitable for use as a load switch or in PWM applications.

■ FEATURES

- * $R_{DS(ON)} \leq 20 \text{ m}\Omega @ V_{GS}=-10\text{V}, I_D=-8.8\text{A}$
- * $R_{DS(ON)} \leq 35 \text{ m}\Omega @ V_{GS}=-4.5\text{V}, I_D=-6.7\text{A}$
- * Low capacitance
- * Low gate charge
- * Fast switching capability
- * Avalanche energy specified

■ SYMBOL




■ ORDERING INFORMATION

Ordering Number		Package	Pin Assignment								Packing
Lead Free	Halogen Free		1	2	3	4	5	6	7	8	
UT4435L-S08-R	UT4435G-S08-R	SOP-8	S	S	S	G	D	D	D	D	Tape Reel
UT4435L-K08-3030-R	UT4435G-K08-3030-R	DFN3030-8	S	S	S	G	D	D	D	D	Tape Reel
UT4435L-K08-5060-R	UT4435G-K08-5060-R	DFN5060-8	S	S	S	G	D	D	D	D	Tape Reel

Note: Pin Assignment: G: Gate D: Drain S: Source

UT4435G-S08-R



(1)Packing Type

(2)Package Type




(3)Green Package

(1) R: Tape Reel

(2) S08: SOP-8, K08-5060: DFN5060-8,
K08-3030: DFN3030-8

(3) G: Halogen Free and Lead Free, L: Lead Free

■ MARKING

PACKAGE	MARKING
SOP-8	 <p>8 7 6 5 UTC   UT4435  •  1 2 3 4</p> <p>Date Code L: Lead Free G: Halogen Free Lot Code</p>
DFN3030-8	 <p>UT 4435 • </p> <p>Date Code</p>
DFN5060-8	 <p>UTC UT 4435 •  Lot Code Date Code</p>

■ ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$, unless otherwise specified)


PARAMETER	SYMBOL	RATINGS	UNIT
Drain-Source Voltage	V_{DSS}	-30	V
Gate-Source Voltage	V_{GSS}	± 25	V
Continuous Drain Current (Note 3a)	I_D	-8.8	A
Pulsed Drain Current	I_{DM}	-50	A
	SOP-8	1	W
Power Dissipation (Note 3b)	P_D	1.13	W
	DFN3030-8	1.56	W
	DFN5060-8		
Junction Temperature	T_J	+150	$^\circ\text{C}$
Storage Temperature	T_{STG}	-55 ~ +150	$^\circ\text{C}$

Notes: 1. Absolute maximum ratings are those values beyond which the device could be permanently damaged.


Absolute maximum ratings are stress ratings only and functional device operation is not implied.

2. Pulse Test: Pulse Width < 300 μs , Duty Cycle < 2.0%.

3. θ_{JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. θ_{JC} is guaranteed by design while θ_{JA} is determined by the user's board design.



a) 50°C/W when mounted on a 1 in² pad of 2 oz copper



b) 125°C/W when mounted on a minimum pad.

■ THERMAL CHARACTERISTICS



PARAMETER	SYMBOL	RATINGS	UNIT
Junction to Ambient (Note 3a)	SOP-8	50	$^\circ\text{C}/\text{W}$
	DFN3030-8	45	$^\circ\text{C}/\text{W}$
	DFN5060-8	42.5	$^\circ\text{C}/\text{W}$
Junction to Ambient (Note 3b)	SOP-8	125	$^\circ\text{C}/\text{W}$
	DFN3030-8	110	$^\circ\text{C}/\text{W}$
	DFN5060-8	80	$^\circ\text{C}/\text{W}$
Junction to Case	θ_{JC}	25	$^\circ\text{C}/\text{W}$
	DFN3030-8	13	$^\circ\text{C}/\text{W}$
	DFN5060-8	3.5	$^\circ\text{C}/\text{W}$

■ ELECTRICAL CHARACTERISTICS ($T_A=25^\circ C$, unless otherwise specified)


PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS}=0V, I_D=-250\mu A$	-30			V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=-24 V, V_{GS}=0V$			-1	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 25 V, V_{DS}=0V$			± 100	nA
ON CHARACTERISTICS (Note)						
Gate-Threshold Voltage	$V_{GS(TH)}$	$V_{DS}=V_{GS}, I_{DS}=-250\mu A$	-1.0	-1.7	-3.0	V
On State Drain Current	$I_{D(ON)}$	$V_{GS}=-10V, V_{DS}=-5V$	-50			A
Static Drain-Source On-Resistance	$R_{DS(ON)}$	$V_{GS}=-10V, I_D=-8.8A$		16.5	20	$m\Omega$
		$V_{GS}=-4.5V, I_D=-6.7A$		26	35	$m\Omega$
Forward Transconductance	g_{FS}	$V_{DS}=-5V, I_D=-8.8A$		24		S
DYNAMIC PARAMETERS						
Input Capacitance	C_{iss}	$V_{DS}=-15V, V_{GS}=0V, f=1.0MHz$		2000		pF
Output Capacitance	C_{oss}			285		pF
Reverse Transfer Capacitance	C_{rss}			220		pF
SWITCHING PARAMETERS (Note)						
Total Gate Charge	Q_G	$V_{DS}=-15V, V_{GS}=-5 V, I_D=-8.8A$		23	26	nC
Gate-Source Charge	Q_{GS}			5		nC
Gate-Drain Charge	Q_{GD}			6		nC
Turn-ON Delay Time	$t_{D(ON)}$	$V_{DD}=-15V, I_D=-1A, V_{GS}=-10V$ $R_G=6 \Omega$		15	23	ns
Turn-ON Rise Time	t_R			15.2	24	ns
Turn-OFF Delay Time	$t_{D(OFF)}$			75	95	ns
Turn-OFF Fall-Time	t_F			38	50	ns
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
Maximum Body-Diode Continuous Current	I_S				-2.1	A
Diode Forward Voltage(Note)	V_{SD}	$I_S=-2.1A, V_{GS}=0V$			1.4	V

Note: Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%.


■ TEST CIRCUITS AND WAVEFORMS

Peak Diode Recovery dv/dt Test Circuit


■ TEST CIRCUITS AND WAVEFORMS




Gate Charge Test Circuit




Gate Charge Waveforms




Resistive Switching Test Circuit



Resistive Switching Waveforms









Unclamped Inductive Switching Test Circuit









Unclamped Inductive Switching Waveforms


■ TYPICAL CHARACTERISTICS




■ TYPICAL CHARACTERISTICS (Cont.)



■ TYPICAL CHARACTERISTICS (Cont.)



Thermal characterization performed using the conditions described in Note 3b.
Transient thermal response will change depending on the circuit board design.



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.